Predictive filtering of register cache entry

Details Predictive filtering of register cache entry Predictive filtering of register cache entry

2007-01-30

2007-01-30

Chan, Eddie (Department: 2183)

Electrical computers and digital processing systems: processing

Dynamic instruction dependency checking, monitoring or...

Scoreboarding, reservation station, or aliasing

C712S218000

Reexamination Certificate

active

10747625

ABSTRACT:
A mechanism, which supports predictive register cache allocation and entry, uses a counter look-up table to determine the potential significances of physical register references.

REFERENCES:
patent: 6088784 (2000-07-01), Choquette
patent: 6105103 (2000-08-01), Courtright et al.
patent: 6263416 (2001-07-01), Cherabuddi
patent: 6272598 (2001-08-01), Arlitt et al.
patent: 6823428 (2004-11-01), Rodriguez et al.
patent: 6934797 (2005-08-01), Regev et al.
patent: 6934830 (2005-08-01), Kadambi et al.
patent: 6986024 (2006-01-01), Nguyen et al.
patent: 6996676 (2006-02-01), Megiddo et al.
Balasubramonian, R., et al. “Reducing the Complexity of the Register File in Dynamic Superscalar Processors.”Proc. of the 34thInt. Symposium on Microarchitecture(MICRO34), Dec. 2001.
Brekelbaum, N., et al., “Hierarchical Scheduling Windows.”Proc. of the 35thInt. Symposium on Microarchitecture(MICRO35), Nov. 2002.
Cruz, K. et al., “Multiple-banked Register File Architectures.”Proc. Of the Int. Symposium on Computer Architecture, Jun. 2000.
Gonzalez, A., et al., “Virtual-physical registers.”Proc. of the 4thInt. Symposium on High Performance Computer Architecture, Feb. 1998.
Hinton, G., et al., “The Microarchitecture of the Pentium 4® Processor.”Intel Technical Journal, Q1 2001, pp. 1-13.
“Intel® Itanium® Architecture Software Developer's Manual.” Intel Corporation 2002.
Jiménez, D. and C. Lin, “Dynamic Branch Prediction with Perceptrons,”Proc. of the 7thInt. Symposium on High Performance Computer Architecture(HPCA), 2001.
Kim, I. and Lipasti, M., “Half-Price Architecture.”Proc. of the Intl. Symposium on Computer Architecture, 2003.
Kim, N., and Mudge, T., “Reducing Register Ports Using Delayed Write-Back Queues and Operand Pre-Fetch.”International Conference on Supercomputing, 2003.
Kumar, R., “Scalable register file organization for a multiple issue microprocessor.”I.E.E. Electronics Letters, vol. 32, No. 7, Mar. 28, 1996, pp. 634-636.
Park, I., et al. “Reducing Register Ports for Higher Speed and Lower Energy, ”Proc. of the 35thint. Symposium on Microarchitecture(MICRO35), Nov. 2002.
Postiff, M., et al., “Integrating Superscalar Processor Components to Implement Register Caching”International Conference on Supercomputing, 2001.
Seznec. A., et al., “Register Write Specialization Register Read Specialization: A Path to Complexity-Effective Wise-Issue Superscalar Processors.”Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, 2002, pp. 1-12.
Shivakumar, P., et al., “An Integrated Cache Timing, Power, and Area Model,”WRL Research Report, Feb. 2002.
Tseng, J. and K. Asanovic, “Banked Multiported Register Files for High-Frequency Superscalar Microprocessors.”Proc. Of the Intl. Symposium on Computer Architecture, 2003.
Yung, R. Wilhelm, N., “Caching Processor General Registers.”In Proceedings of the International Conference on Circuits Design, 1995, pp. 307-312.
Borch, E., Manne, S., Emer, J., Tune, E., “Loose Loops Sink Chips.”The Proceedings of the 8th Int. Symp. on High Performance Computer Architecture, 2002, pp. 1-12.

Affiliated with

Also associated with

Rating

Predictive filtering of register cache entry does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Predictive filtering of register cache entry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Predictive filtering of register cache entry will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3729654