Method and circuit for interlacing numeric data to reduce...

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

10424166

ABSTRACT:
A method for interlacing digital data to reduce transmission errors includes dividing a stream of digital data into consecutive blocks of bits, and interlacing each block of bits by writing to an interlacing table. The interlacing table is arranged in the form of rows and columns of memory addresses, with a number of the rows and columns corresponding to predetermined interlacing parameters. The access sequences to the memory addresses for interlacing the blocks of bits are different from each other. The method further includes reading a block of bits in the interlacing table according to a memory addresses access sequence, and also writing bits to a consecutive block of bits according to the memory addresses access sequence during the reading.

REFERENCES:
patent: 4471485 (1984-09-01), Prevot et al.
patent: 4566105 (1986-01-01), Oisel et al.
patent: 5764649 (1998-06-01), Tong
patent: 5828671 (1998-10-01), Vela et al.
patent: 5978883 (1999-11-01), Hanna
patent: 6192493 (2001-02-01), Combelles et al.
patent: 0608079 (1994-07-01), None
patent: 01/50614 (2001-07-01), None
Patent Abstracts of Japan, vol. 1997, No. 02, Feb. 28, 1997, & JP 08279766A (Nec Corp.), Oct. 22, 1996.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and circuit for interlacing numeric data to reduce... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and circuit for interlacing numeric data to reduce..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit for interlacing numeric data to reduce... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3725149

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.