Electrical computers and digital processing systems: processing – Processing control – Branching
Reexamination Certificate
2007-01-09
2007-01-09
Kim, Kenneth S. (Department: 2111)
Electrical computers and digital processing systems: processing
Processing control
Branching
C712S211000, C712S243000, C717S136000
Reexamination Certificate
active
09788682
ABSTRACT:
An extendable instruction set architecture is provided. In an embodiment, a microprocessor includes a memory, a virtual instruction expansion store, and substitution logic. The memory stores at least one virtual instruction that includes an index and at least one parameter. The virtual instruction expansion store includes at least one instruction template and at least one parameter selector. The substitution logic forms a sequence of at least one expanded instruction. In a example, the substitution logic sign-extends the at least one parameter to form an immediate value of the at least one expanded instruction in a manner specified by the at least one parameter selector. In another example, the substitution logic concatenates a first parameter and a second parameter of the virtual instruction to form an immediate value of the at least one expanded instruction in a manner specified by the at lest one parameter selector.
REFERENCES:
patent: 4302820 (1981-11-01), Struger et al.
patent: 4317170 (1982-02-01), Wada et al.
patent: 4396982 (1983-08-01), Wada et al.
patent: 4811215 (1989-03-01), Smith
patent: 4825363 (1989-04-01), Baumann et al.
patent: 4860192 (1989-08-01), Sachs et al.
patent: 4884197 (1989-11-01), Sachs et al.
patent: 4899275 (1990-02-01), Sachs et al.
patent: 4924435 (1990-05-01), Brunvand et al.
patent: 4928223 (1990-05-01), Dao et al.
patent: 5136696 (1992-08-01), Beckwith et al.
patent: 5177701 (1993-01-01), Iwasa
patent: 5220656 (1993-06-01), Itomitsu et al.
patent: 5222244 (1993-06-01), Carbine et al.
patent: 5235686 (1993-08-01), Bosshart
patent: 5299147 (1994-03-01), Holst
patent: 5479620 (1995-12-01), Kiyohara et al.
patent: 5499299 (1996-03-01), Takenaka et al.
patent: 5502829 (1996-03-01), Sachs
patent: 5513366 (1996-04-01), Agarwal et al.
patent: 5537562 (1996-07-01), Gallup et al.
patent: 5560028 (1996-09-01), Sachs et al.
patent: 5748979 (1998-05-01), Trimberger
patent: 5794003 (1998-08-01), Sachs
patent: 5798923 (1998-08-01), Laskowski
patent: 5852726 (1998-12-01), Lin et al.
patent: 5875336 (1999-02-01), Dickol et al.
patent: 5880984 (1999-03-01), Burchfiel et al.
patent: 5918031 (1999-06-01), Morrison et al.
patent: 5926642 (1999-07-01), Favor
patent: 5961629 (1999-10-01), Nguyen et al.
patent: 5996062 (1999-11-01), Sachs
patent: 6009450 (1999-12-01), Dworkin et al.
patent: 6035120 (2000-03-01), Ravichandran
patent: 6035317 (2000-03-01), Guy
patent: 6041403 (2000-03-01), Parker et al.
patent: 6067615 (2000-05-01), Upton
patent: 6138229 (2000-10-01), Kucukcakar et al.
patent: 6141421 (2000-10-01), Takaragi et al.
patent: 6154834 (2000-11-01), Neal et al.
patent: 6185668 (2001-02-01), Arya
patent: 6263429 (2001-07-01), Siska
patent: 6282635 (2001-08-01), Sachs
patent: 6292883 (2001-09-01), Augusteijn et al.
patent: 6298438 (2001-10-01), Thayer et al.
patent: 6453407 (2002-09-01), Lavi et al.
patent: 6625726 (2003-09-01), Clark et al.
patent: 6651160 (2003-11-01), Hays
patent: 6892293 (2005-05-01), Sachs et al.
Jae Wook Chung et al.,Fast Implementation of Elliptic Curve Defined over GF(Pm)on CalmRISC with MAC2424 Coprocessor, C.K. Koc and C. Paar (Eds.): CHES 2000, LNCS 1965, pp. 57-70, 2000.
Darrel Hankerson et al.,Software Implementation of Elliptic Curve Cryptography over Binary Fields, C.K. Koc and C. Paar (Eds.): CHES 2000, LNCS 1965, pp. 1-24, 2000.
Marc Joye et al.,Efficient Generation of Prime Numbers, C.K. Koc and C. Paar (Eds.): CHES 2000, LNCS 1965, pp. 340-354, 2000.
Souichi Okada et al.,Implementation of Elliptic Curve Crytographic Coprocessor over GF(2m)on an FPGA, C.K. Koc and C. Paar (Eds.): CHES 2000, LNCS 1965, pp. 25-40, 2000.
Geraldo Orlando et al.,A High-Performance Reconfigurable Elliptic Curve Processor for GF(2m)*, C.K. Koc and C. Paar (Eds.): CHES 2000, LNCS 1965, pp. 41-56, 2000.
Erkay Savas et al.,A Scalable and Unified Multiplier Architecture for Finite Fields GF(p)and GF(2m)*, C.K. Koc and C. Paar (Eds.): CHES 2000, LNCS 1965, pp. 277-292, 2000.
Zhijie Shie et al.,Bit Permutation Instructions for Accelerating Software Cryptography, Proceedings of the IEEE International Conference on Application-specific Systems, Architectures and Processors, Jul. 10-12, 2000, Boston, Massachusetts, USA, pp. 138-148.
A236 Parallel Digital Signal Processor Chip Programmer's Reference Manual, Oxford Micro-Devices, Inc., 1994, 195 pages (Bates Nos. L11184-L11378).
Bier, J., “DSP16xxx Targets Communications Apps,” Microprocessor Report, MicroDesign Resources, Sep. 15, 1997, pp. 11-15.
DSP56000 24-Bit Digital Signal Processor Family Manual, Motorola, Inc., 1995, 638 pages (Bates Nos. L08722-L09359).
i860™ Microprocessor Family Programmer's Reference Manaul, Intel Corporation, 1992, 79 pages (Bates Nos. L09361-L09439).
IEEE Standard for Binary Floating-Point Arithmetic, IEEE, 1985, pp. i-vi and 1-14.
TMS320C1x/C2x/C2xx/C5x Assembly Language Tools User's Guide, Texas Instruments, Mar. 1995, 483 pages (Bates Nos. L07916-L08398).
TMS320C5x General-Purpose Applications User's Guide, Texas Instruments, Jul. 1997, 167 pages (Bates Nos. L08399-L08565).
VIS⊥ Instruction Set User's Manual, Sun Microsystems, Inc., 1997, pp. i-xii and 1-136.
Walter Hollingsworth et al., “The Clipper™ Processor: Instruction Set Architecture and Implementation,” Communications of the ACM, vol. 32, No. 2, pp. 200-219, ACM, Feb. 1989.
Fairchild CLIPPER™ 32-Bit Microprocessor User's Manual, Prentice-Hall, Inc., Englewood Cliffs, New Jersey (1987).
Clipper architecture: Information from Answers.comat <http://www.answers.com/topic/clipper-architecture>, 4 pages (retrieved Jul. 25, 2006).
Kim Kenneth S.
MIPS Technologies Inc.
Sterne Kessler Goldstein & Fox P.L.L.C.
LandOfFree
Virtual instruction expansion based on template and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Virtual instruction expansion based on template and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Virtual instruction expansion based on template and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3723026