Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2006-12-12
2006-12-12
Geyer, Scott B. (Department: 2812)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
Reexamination Certificate
active
07148546
ABSTRACT:
Semiconductor devices and fabrication methods are presented, in which transistor gate structures are created using doped metal silicide materials. Upper and lower metal silicides are formed above a gate dielectric, wherein the lower metal silicide is doped with n-type impurities for NMOS gates and with p-type impurities for PMOS gates, and wherein a silicon may, but need not be formed between the upper and lower metal silicides. The lower metal silicide can be deposited directly, or may be formed through reaction of deposited metal and poly-silicon, and the lower silicide can be doped by diffusion or implantation, before or after gate patterning.
REFERENCES:
patent: 4628588 (1986-12-01), McDavid
patent: 4641417 (1987-02-01), McDavid
patent: 4672419 (1987-06-01), McDavid
patent: 4954867 (1990-09-01), Hosaka
patent: 5294822 (1994-03-01), Verrett
patent: 5444302 (1995-08-01), Nakajima et al.
patent: 5633522 (1997-05-01), Dorleans et al.
patent: 5723893 (1998-03-01), Yu et al.
patent: 5742095 (1998-04-01), Bryant et al.
patent: 5744845 (1998-04-01), Sayama et al.
patent: 5828131 (1998-10-01), Cabral et al.
patent: 5877535 (1999-03-01), Matsumoto
patent: 5937315 (1999-08-01), Xiang et al.
patent: 5960270 (1999-09-01), Misra et al.
patent: 6204103 (2001-03-01), Bai et al.
patent: 6376342 (2002-04-01), Tseng
patent: 6410967 (2002-06-01), Hause et al.
patent: 6432817 (2002-08-01), Bertrand et al.
patent: 6602781 (2003-08-01), Xiang et al.
patent: 6617624 (2003-09-01), Powell
patent: 6908850 (2005-06-01), Doris et al.
patent: 2003/0109121 (2003-06-01), Rotondaro
patent: 2005/0064690 (2005-03-01), Amos et al.
“Mo2N/Mo GAFP MOSFETs”, Manjin J. Kim and Dale M. Brown, IEEE, 1982, pp. 560-563,.
“Application of MoSi2to the Double-Level Interconnections of I2L Circuits”, Yoshitaka Sasaki, Osamu Ozawa and Shuichi Kamey Ama, IEEE Transactions on Electron Devices, vol. ED-27, No. 8, Aug. 1989, 5 pgs.
“Work Function Controlled Silicide Technology for Submicron CMOS”, Masakazu Kakumu and Kazuhiko Hashimoto, Source and date unknown, 2 pgs.
“Refractory Metal Silicide/N+ Polysilicon in CMOS/SOS”, B. C. Leung and J. S. Maa, Source and date unknown, 4 pgs.
“Fabrication of Mo-Gate/TI-Silicide-Clad-Moat MOS Devices by Use of Multilayer-Glass Depositions”, J. M. McDavid, IEEE Electron Device Letters, vol. EDL-5, No. 9, Sep. 1984, 2 pgs.
“Lightly Impurity Doped (LD) Mo Silicide Gate Technology”, Masakazu Kakumu and Jun'ichi Matsunaga, IEEE, 1985, pp. 415-418.
“An Investigation of Molybdenum Gate for Submicrometer CMOS”, Robert F. Kwasnick, Edmund B. Kaminsky, Paul A Frank, Gerhard A Franz, Kenneth J. Polasko, Richard J. Saia and Thomas B. Gorczya, IEEE Transactions on Electron Devices, vol. 35, No. 9, Sep. 1988, 7 pgs.
“Electrical Characteristics of TiB2for ULSI Applications”, Chang Sik Choi, Qingfeng Wang, Carlton M. Osburn, Gary A Ruggles and Ayan S. Shah, IEEE Transactions on Electron Devices, vol. 39, No. 10, Oct. 1992, pp. 2341-2345.
“Fin FET Process Refinements for Improved Mobility and Gate Work Function Engineering”, Yang-Kyu Choi, Leland Chang, Pushkar Ranade, Jeong-Soo Lee, Daewon Ha, Sriram Balasubramanian, Aditya Agarwal, Mike Ameen, Tsu-Jae King, and Jeffrey Bokor, IEEE, 2002, 4 pgs.
“Silicon Procesing for The VLSI Era, vol. 2: Process Integration”,MOS Devices and NMOS Process Integration, Stanley Wolf PhD, 1990, 7 pgs.
“High Speed CMOS Structure with Optimized Gate Work Function”, T. Noguchi, Y. Asahi, M. Nakahara, K. Maeguchi and K. Kanzaki, Source and Date not Available, 2 pgs.
Colombo Luigi
Visokay Mark
Brady III Wade James
Geyer Scott B.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
Tung Yingsheng
LandOfFree
MOS transistor gates with doped silicide and methods for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MOS transistor gates with doped silicide and methods for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS transistor gates with doped silicide and methods for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3714610