Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2006-08-01
2006-08-01
Lamarre, Guy J. (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S792000, C714S794000, C714S796000, C375S341000, C375S262000
Reexamination Certificate
active
07085992
ABSTRACT:
A method and device for decoding a sequence of physical signals. A Viterbi algorithm is carried out a first time for all physical signals, resulting in a maximum likelihood path, wherein there is one signal value for each physical signal and which has been determined along the entire trellis according to the Viterbi algorithm. A reliability value is determined for each signal value of the maximum likelihood path. The Viterbi algorithm is then carried out a second time with the following steps: selecting one subregion of the trellis, the subregion having a partial initial signal value and a partial end signal value on the maximum likelihood path; determining one further path in that subregion of the trellis which ends at the partial end signal value of the maximum likelihood path; determining each signal value on the further path and comparing same with the corresponding signal value on the maximum likelihood path relating to the same time; depending on the comparison result, the signal value of the maximum likelihood path is allocated the reliability value determined in the previous iteration step or the minimum of this and the reliability value of the partial end signal value; shifting the subregion of the trellis by at least one time unit; and using, storing and/or outputting the determined signal values and selected reliability values associated with the signal values as the decoded sequence.
REFERENCES:
patent: 5185747 (1993-02-01), Farahati
patent: 5406570 (1995-04-01), Berrou et al.
patent: 5479419 (1995-12-01), Naoi et al.
patent: 5548684 (1996-08-01), Wang et al.
patent: 5784392 (1998-07-01), Czaja et al.
patent: 5822340 (1998-10-01), Stenstrom et al.
patent: 5995562 (1999-11-01), Koizumi
patent: 6487694 (2002-11-01), Bajwa
patent: 6581182 (2003-06-01), Lee
patent: 0670636 (1995-09-01), None
patent: 0800280 (1997-10-01), None
patent: 2305827 (1997-04-01), None
G.D. Forney, The Viterbi-Algorithm, Proceedings of the IEEE, vol. 61, No. 3, pp. 268-278, 1973.
J. Hagenauer, P. Hoeher, A Verterbi Algorithm with Soft-Decision Outputs and its Applications. pp. 1680-1686, Globecom, 1989.
J. Hagenauer, Source-Controlled Channel Decoding, IEEE Transaction on Communications, vol. 43, No. 9, pp. 2449-2457, Sep. 1995.
C. Berrou et al., A Low Complexity Soft-Output Viterbi Decoder Architecture, ICC 93.
Patent Abstracts of Japan, vol. 1999, No. 12, Oct. 29, 1999, JP 11 186914 A (Matsushita Electric Ind Co Ltd), Published Jul. 9, 1999, cited in the application abstract.
Taek Won Kwon et al., “A modified two-step SOVA-based turbo decoder for low power and high performance.” Tencon 99. Proceedings of the IEEE Region 10 Conference Cheju Island, South Korea, Sep. 15-17, 1999, Piscataway, NJ, USA IEEE, US, Sep. 15, 1999, pp. 297-300, XP010368291, ISBN: 0-7803-5739-6.
Becker Burkhard
Doetsch Markus
Jung Peter
Kella Tideya
Plechinger Jörg
Altera Law Group LLC
Infineon - Technologies AG
Lamarre Guy J.
Stone Jeffrey R.
LandOfFree
Method and device for decoding a sequence of physical... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and device for decoding a sequence of physical..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and device for decoding a sequence of physical... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3713433