Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-06-13
2006-06-13
Whitmore, Stacy A. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07062724
ABSTRACT:
A method for designing a system LSI includes the steps of dividing an algorithmic description of the system LSI into software and hardware groups, synthesizing the hardware group by behavior synthesis to create an RTL description and a simulation description, examining the circuit scale of the system LSI based on the RTL description, and simulating the system LSI based on the simulation description and a software description.
REFERENCES:
patent: 5748979 (1998-05-01), Trimberger
patent: 5845072 (1998-12-01), Finney et al.
patent: 6058263 (2000-05-01), Voth
patent: 6223274 (2001-04-01), Catthoor et al.
patent: 6477683 (2002-11-01), Killian et al.
patent: 6760888 (2004-07-01), Killian et al.
patent: 2002/0152061 (2002-10-01), Shimogori et al.
patent: 2003/0149962 (2003-08-01), Willis et al.
patent: 2004/0006584 (2004-01-01), Vandeweerd
patent: 10-254725 (1998-09-01), None
patent: WO 96/37855 (1996-11-01), None
patent: WO 97/46959 (1997-12-01), None
MP-SOC Workshop: From a distributed embedded RTOS to a pragmatic framework for multi-core SoC. Jul. 2001, available at: http://tima.imag.fr/MPSOC/2001/verhulst.pdf.
EDN ACCESS: Microprocessor and DSP technologies unite for embedded applications, Markus Levy, Mar. 2, 1998, available at: http://www.e-insite.net/ednmag/archives/1998/030298/05df—01.htm.
Otsubo et al., “Method of building a C term base design-through applications to an LSI used for a portable terminal”, NEC Information Nippon Electric Co., Ltd., Mar. 23, 2001, vol. 54, No. 3, pp. 187-190.
Wakabayashi et al., “C-Based SoC Design Flow and EDA Tools: An ASIC and System Vendor Perspective”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, IEEE, Dec. 2000, vol. 19, No. 12, pp. 1507-1522.
Levin Naum
NEC Electronics Corporation
Whitmore Stacy A.
LandOfFree
Method for designing a system LSI does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for designing a system LSI, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for designing a system LSI will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3703074