Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-02-21
2006-02-21
Smith, Matthew (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07003747
ABSTRACT:
Disclosed is a method for enhanced efficiency and effectiveness in achieving timing closure of large, complex, high-performance digital integrated circuits. Circuit macros are re-optimized and re-tuned in the timing closure loop by means of a reformulated objective function that allows the optimizer to improve the slack of all signals rather than just the most critical one(s). The incentive to improve the timing of a sub-critical signal is a diminishing function of the criticality of the signal. Thus all signals are improved during the optimization, with the highest incentive to improve on the most critical signals, leading to faster and more effective overall timing closure.
REFERENCES:
patent: 4495559 (1985-01-01), Gelatt, Jr. et al.
patent: 4698760 (1987-10-01), Lembach et al.
patent: 6327552 (2001-12-01), Nemani et al.
patent: 6408428 (2002-06-01), Schlansker et al.
patent: 6480991 (2002-11-01), Cho et al.
patent: 6591407 (2003-07-01), Kaufman et al.
patent: 6766504 (2004-07-01), Rahut et al.
patent: 6826733 (2004-11-01), Hathaway et al.
patent: 2004/0158807 (2004-08-01), Hossaon et al.
patent: 2004/0243964 (2004-12-01), McElvain et al.
“Custom Circuit Design as a Driver of Microprocessor Performance”, D. H. Alien et al., http://www.research.ibm.com/journal/rd/446/allen.html.
“Themistor Macro”, Thermistor Macro—Fall 1998, http://www.spectrum-soft.com
ews/fall98/therm.shtm.
Hathaway David J.
Visweswariah Chandramouli
Williams Patrick M.
Zhou Jun
Augspurger Lynn L.
International Business Machines - Corporation
Levin Naum
Smith Matthew
LandOfFree
Method of achieving timing closure in digital integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of achieving timing closure in digital integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of achieving timing closure in digital integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3702856