Processor which can favorably execute a rounding process...

Details Processor which can favorably execute a rounding process... Processor which can favorably execute a rounding process...

2006-06-06

2006-06-06

Ellis, Richard L. (Department: 2183)

Electrical computers and digital processing systems: processing

Processing control

Arithmetic operation instruction processing

C708S551000, C708S552000

Reissue Patent

active

RE039121

ABSTRACT:
A processor which executes positive conversion processing, which converts coded data into uncoded data, and saturation calculation processing, which rounds a value to an appropriate number of bits, at high speed. When a positive conversion saturation calculation instruction “MCSST D1” is decoded, the sum-product result register6outputs its held value to the path P1. The comparator22compares the magnitude of the held value of the sum-product result register6with the coded 32-bit integer “0x0000_00FF”. The polarity judging unit23judges whether the eighth bit of the value held by the sum-product result register6is “ON”. The multiplexer24outputs one of the maximum value “0x0000_00FF” generated by the constant generator21, the zero value “0x0000_0000” generated by the zero generator25, and the held value of the sum-product result register6to the data bus18.

REFERENCES:
patent: 4935890 (1990-06-01), Funyu
patent: 4945507 (1990-07-01), Ishida et al.
patent: 5235533 (1993-08-01), Sweedler
patent: 5251166 (1993-10-01), Ishida
patent: 5402368 (1995-03-01), Yamada et al.
patent: 5448509 (1995-09-01), Lee et al.
patent: 5504697 (1996-04-01), Ishida
patent: 5508951 (1996-04-01), Ishikawa
patent: 5696709 (1997-12-01), Smith, Sr.
patent: 5801977 (1998-09-01), Karp et al.
patent: 5812439 (1998-09-01), Hansen
patent: 5889980 (1999-03-01), Smith, Jr.
patent: 5917740 (1999-06-01), Volkonsky
patent: 5974540 (1999-10-01), Morikawa et al.
patent: 6029184 (2000-02-01), He
patent: 6058410 (2000-05-01), Sharangpani
patent: 0 657 804 (1995-06-01), None
patent: 657804 (1995-06-01), None
patent: 0 768 169 (1997-04-01), None
patent: 2300054 (1996-10-01), None
patent: 2 300 054 (1996-10-01), None
patent: 58-56032 (1983-04-01), None
patent: 07-182141 (1995-07-01), None
patent: 7210368 (1995-08-01), None
patent: 08-272591 (1996-10-01), None
patent: 9617292 (1996-06-01), None
patent: WO 96/17292 (1996-08-01), None
“Low-Power Multimedia RISC,” by K. Nadehara, 8207 IEEE Micro 15 (1995) Dec., No. 6.
“Subword Parallelism with MAX-2,” by R. Lee, IEEE Micro Aug. 1, 1996, vol. 16, No. 4.
Lee, Ruby B., “Subword Parallelism with Max-2”, IEEE Micro, US, IEEE, Inc., New York, vol. 16, No. , (Aug. 1, 1996), pp. 51-59, XP000596513.
Nadehara, Kouhei, et al., “Low-Power Multimedia RISC”, IEEE Micro, US, IEEE Inc., New York, vol. 15, No. 6, (Dec. 1, 1995), pp. 20-29, XP)))538227, ISSN: 0272-1732.

Affiliated with

Also associated with

Rating

Processor which can favorably execute a rounding process... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor which can favorably execute a rounding process..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor which can favorably execute a rounding process... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3702183