Circuitry and methods for efficient FIFO memory

Details Circuitry and methods for efficient FIFO memory Circuitry and methods for efficient FIFO memory

2006-12-12

2006-12-12

Elms, Richard (Department: 2824)

Static information storage and retrieval

Read/write circuit

Serial read/write

C365S233100, C365S230050, C365S189040, C365S189120

Reexamination Certificate

active

07149139

ABSTRACT:
Circuitry and methods for an efficient FIFO memory are provided. This efficient FIFO memory has two smaller standard single-port memory banks instead of one large dual-port memory bank, as in typical FIFO memories. Whereas the dual-port memory based FIFO memory can read and write data at the same time, a typical single-port memory based FIFO cannot. The operation of the two single-port memory banks are coordinated in order to provide similar or better performance than a dual-port memory based FIFO.

REFERENCES:
patent: 4954987 (1990-09-01), Auvinen et al.
patent: 5546347 (1996-08-01), Ko et al.
patent: 5663910 (1997-09-01), Ko et al.
patent: 6678201 (2004-01-01), Roohparvar et al.
patent: 2005/0091465 (2005-04-01), Andreev et al.
patent: WO 99/13397 (1999-03-01), None

Affiliated with

Also associated with

Rating

Circuitry and methods for efficient FIFO memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuitry and methods for efficient FIFO memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuitry and methods for efficient FIFO memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3702022