Synchronizing memory copy operations with memory accesses

Details Synchronizing memory copy operations with memory accesses Synchronizing memory copy operations with memory accesses

2006-10-24

2006-10-24

Ellis, Kevin L. (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Shared memory area

Reexamination Certificate

active

07127566

ABSTRACT:
In some embodiments, a comparator compares an incoming memory address with a memory address currently being copied by a memory copy operation. A holding buffer holds the incoming address prior to forwarding it to a memory read/write queue if the incoming memory address is the same as the memory address currently being copied by the memory copy operation, forwards the buffered incoming memory address to the read/write queue once the memory copy operation for the memory address currently being copied has finished. Other embodiments are described and claimed.

REFERENCES:
patent: 5701437 (1997-12-01), Kinjo et al.
patent: 5742831 (1998-04-01), Creta
patent: 5832304 (1998-11-01), Bauman et al.
patent: 5915264 (1999-06-01), White et al.
patent: 6347362 (2002-02-01), Schoinas et al.
patent: 6662276 (2003-12-01), Schoinas
patent: 6971098 (2005-11-01), Khare et al.
patent: 2005/0114601 (2005-05-01), Ramakrishnan
patent: 2005/0125580 (2005-06-01), Madukkarumukumana et al.
patent: 2005/0132365 (2005-06-01), Madukkarumukumana et al.
patent: 2005/0138304 (2005-06-01), Ramakrishnan et al.
patent: 2005/0188064 (2005-08-01), Schoinas
patent: 2005/0204193 (2005-09-01), Mannava et al.
patent: 2005/0273602 (2005-12-01), Wilson et al.
patent: 2005/0273633 (2005-12-01), Wilcox et al.
patent: 2005/0273635 (2005-12-01), Wilcox et al.
U.S. Appl. No. 10/859,656; Title: Packet Exchange For Controlling System Power Modes; Inventor: Jeffrey Wilcox; filed Jun. 2, 2004.
U.S. Appl. No. 10/956,630; Title: Fault Processing for Direct Memory Access Address Translation; Inventor: Rajesh Madukkarumukumana; filed Sep. 30, 2004.
U.S. Appl. No. 10/956,206; Title: Caching Support for Direct Memory Access Address Translation; Inventor: Ioannis Schoinas; filed Sep. 30, 2004.
U.S. Appl. No. 10/956,198; Title: Address Translation for Input/Output Devices Using Hierarchical Translation Tables; Inventor: Ioannis Schoinas; filed Sep. 30, 2004.
U.S. Appl. No. 10/957,306; Title: Performance Enhancement of Address Translation Using Translation Tables Covering Large Address Spaces; Inventor: Ioannis Schoinas; filed Sep. 30, 2004.
U.S. Appl. No. 11/011,300; Title: Method, System, and Apparatus for Dynamic Reconfiguration of Resources; Inventor: Mani Ayyar; filed Dec. 13, 2004.
U.S. Appl. No. 11/011,801; Title: Method, System, and Apparatus for System Level Initialization; Inventor: Mani Ayyar; filed Dec. 13, 2004.
U.S. Appl. No. 11/026,314; Title: Direct Memory Access (DMA) Address Translation Between Peer Input/Output (I/O) Devices; Inventor: Rajesh Madukkarumukumana; filed Dec. 29, 2004.
U.S. Appl. No. 11/321,213; Title: Firm Partitioning in a System with a Point-to-Point Interconnect; Inventor: Ioannis Schoinas; filed Dec. 28, 2005.
U.S. Appl. No. 11/284,520; Title: In Band Configuration Agent For Link Based Computing System; Inventor: Eric Delano; filed Dec. 21, 2005.
U.S. Appl. No. 11/320,923; Title: Conditional and Vectored System Management Interrupts; Inventor: Mani Ayyar; filed Dec. 28, 2005.

Affiliated with

Also associated with

Rating

Synchronizing memory copy operations with memory accesses does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronizing memory copy operations with memory accesses, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronizing memory copy operations with memory accesses will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3699927