Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-08-15
2006-08-15
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07093209
ABSTRACT:
An system IC is partitioned into test ICs that have a sub-set of the functionality of the system IC. The test ICs have chip I/O pads conforming to a sub-set arrangement of the system IC chip I/O pads. A packaging module is designed to accept means for attaching and fanning-out the system IC chip I/O pads to lower density packaging I/O pads. A test IC is electrically coupled to the packaging module and tested by programming signals and power to the signal and power pads on the module packaging I/O pads corresponding to chip I/O pads for the test IC. Functionality of the system IC may be partitioned into a plurality of test ICs, each with chip I/O pads that conform to an individual sub-set of the system IC I/Os. Two or more of the plurality of test ICs are coupled to the system IC packaging module for testing.
REFERENCES:
patent: 4920406 (1990-04-01), Watanabe et al.
patent: 5289117 (1994-02-01), Van Loan et al.
patent: 6791171 (2004-09-01), Mok et al.
patent: 2002/0066063 (2002-05-01), Saunders et al.
patent: 2002/0133794 (2002-09-01), Kanapathippillai et al.
Advanced Micro Devices , Inc.
Siek Vuthe
Tat Binh
Winstead Sechrest & Minick P.C.
LandOfFree
Method and apparatus for packaging test integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for packaging test integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for packaging test integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3699357