Microcomputer bridge for remote manageability

Details Microcomputer bridge for remote manageability Microcomputer bridge for remote manageability

2006-10-10

2006-10-10

Perveen, Rehana (Department: 2112)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C340S003100

Reexamination Certificate

active

07120720

ABSTRACT:
An integrated circuit with an Alert Standard Format management engine for ASF functionality. The integrated circuit includes a first bus interface logic for coupling to a first external bus, an Alert Standard Format management engine configured to receive ASF sensor data over the first external bus, and an indicator configured to indicate a master mode or a slave mode for the Alert Standard Format management engine. In the master mode, the Alert Standard Format management engine is further configured to actively poll for the ASF sensor data over the first external bus. In the slave mode, the Alert Standard Format management engine is not further configured to actively poll for the ASF sensor data over the first external bus.

REFERENCES:
patent: 4910732 (1990-03-01), Schwarz
patent: 5925135 (1999-07-01), Trieu et al.
patent: 6282642 (2001-08-01), Cromer et al.
patent: 6360327 (2002-03-01), Hobson
patent: 6408334 (2002-06-01), Bassman et al.
patent: 6415324 (2002-07-01), Cromer et al.
patent: 6477602 (2002-11-01), Loison
patent: 6732280 (2004-05-01), Cheok et al.
patent: 2002/0069353 (2002-06-01), Smith
patent: 2002/0188875 (2002-12-01), Hwang et al.
patent: 2002/0194415 (2002-12-01), Lindsay et al.
patent: 2003/0014517 (2003-01-01), Lindsay et al.
patent: 2003/0028633 (2003-02-01), Lindsay et al.
Barth F., AMD-90001 Zorak IO Hub Data Sheet 0.4, Oct. 1, 2000.
Intel, “Low Pin Count (LPC) Interface Specification Revision 1.0,” pp. 1-31 (Sep. 29, 1997).
Standard Microsystems Corporation, “100 Pin Enhanced Super I/O for LPC Bus with SMBus Controller for Commercial Application,” Part No. LPC47B37x, pp. 1-254 (Jun. 17, 1999).
Intel, “Communication and Networking Riser Specification,” Revision 1.0 (Feb. 7, 2000).
FIPS Pub 140-1 Federal Information Processing Standards Publication, “Security Requirements for Cryptographic Modules” (Jan. 11, 1994).
“Handbook of Applied Cryptography” CRC Press 1997 pp. 154-157, 160-161, 191-198, 203-212.
DMTF, “Alert Standard Format (ASF) Specification” DSP0114, Version 1.03, Jun. 20, 2001.
Intel, “Advanced Configuration and Power Interface Specification,” Revision 1.0b, Feb. 2, 1999.
Intel, “Advanced Configuration and Power Interface Specification,” Revision 2.0, Jul. 27, 2000.
Intel, “Advanced Configuration and Power Interface Specification,” Revision 2.0, Errata, Errata Document Rev. 1.5, Apr. 13, 2001.
Case, Fedor, Schoffstall, Davin, “A Simple Network Management Protocol (SNMP)” May 1990.
“Network Device Class Power Management Reference Specification,” Version 210, Oct. 12, 2000 pp. 1-9.
Intel, “IPMI Intelligent Platform Management Interface Specification v 1.0,” Document Revision 1.0, Sep. 16, 1998.
Intel, “IPMI Intelligent Platform Management Interface Specification v 1.5,” Document Revision 1.0, Feb. 21, 2001.
Intel, “IPMI v 1.5 Addenda, Errata, and Clarifications—Intelligent Platform Management Interface Specification v1.5, revision 1.0,” Addendum Document Revision 3, May 16, 2001.
Intel, “IPMI Platform Management FRU Information Storage Definition v1.0,” Document Revision 1.0, Sep. 16, 1998.
Socolofsky et al., “A TCP/IP Tutorial,” Jan. 1991.
Intel, “IPMI Platform Management FRU Information Storage Definition v1.0,” Document Revision 1.1, Sep. 27, 1999.
Intel, “Metolious ACPI/Manageability,” Specification v1.0, Apr. 30, 1999.
Intel,“IPMI Intelligent Platform Event Trap Format Specification v 1.0,” Document Revision 1.0, Dec. 7, 1998.
DMTF, “Common Information Model (CIM) Specification,” DSP0004, Version 2.2, Jun. 14, 1999.
Intel, “SMBus Control Method Interface Specification,” Version 1.0, Dec. 10, 1999.
Intel, “System Management BIOS Reference Specification,” Version 2.3.1, Mar. 1999.
Intel, “System Management Bus Specification,” Revision 1.0, Feb. 15, 1995.
Intel, “System Management Bus (SMBus) Specification,” SBS Implementers Forum, Revision 2.0, Aug. 3, 2000.
J. Postel, “User Datagram Protocol,” ISI Aug. 28, 1980.
“About the 8051 Microcontroller,” pp. 1-16.
Intel, “8259A Programmable Interrupt Controller (8259A/8259A-2),” Dec. 1988.
Intel, “Intel® 840 Chipset Platform Design Guide,” Oct. 1999.
AMD, “AMD's AlterIT™ Technology for Advanced Systems Management,” Publication No. 22297 Rev. A, Dec. 1998.
AMD, “AMD-766™ Peripheral Bus Controller Data Sheet,” 23167B Mar. 2001.

Affiliated with

Also associated with

Rating

Microcomputer bridge for remote manageability does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microcomputer bridge for remote manageability, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microcomputer bridge for remote manageability will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3687048