Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Counting – scheduling – or event timing
Reexamination Certificate
2006-06-06
2006-06-06
Cottingham, John R. (Department: 2116)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
Counting, scheduling, or event timing
Reexamination Certificate
active
07058841
ABSTRACT:
A timer facility, comprising a plurality of slots, each slot representing a time period, and a timer logic module configured to receive counter information from a counter incrementing at predetermined time intervals, and update at least one of the slots when the counter information corresponds to the time period represented by the at least one slot.
REFERENCES:
patent: 4942559 (1990-07-01), Fleck et al.
patent: 5138707 (1992-08-01), Haller et al.
patent: 5577238 (1996-11-01), Cuny et al.
patent: 5805532 (1998-09-01), Murakami
patent: 5938708 (1999-08-01), Wallace et al.
patent: 6552965 (2003-04-01), Brandt et al.
G. Varghese et al., “Hashed and Hierarchical Timing Wheels: Efficient Data Structures for Implementing a Timer Facility”, IEEE/ACM Transactions on Networking, vol. 5, No. 6, Dec. 1997, pp. 824-834.
Cottingham John R.
Fay Kaplun & Marcin LLP
Wind River Systems, Inc.
LandOfFree
System and method for implementing a timer facility does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for implementing a timer facility, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for implementing a timer facility will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3680649