DMA port sharing bandwidth balancing logic

Details DMA port sharing bandwidth balancing logic DMA port sharing bandwidth balancing logic

2006-02-28

2006-02-28

Huynh, Kim (Department: 2182)

Electrical computers and digital data processing systems: input/

Input/output data processing

Input/output access regulation

C710S072000, C713S375000, C713S400000, C326S041000, C326S101000, C712S035000

Reexamination Certificate

active

07007111

ABSTRACT:
A heterogeneous integrated circuit having a digital signal processor and at least one programmable logic core. An AMBA AHB couples the cores and most other functional units on the IC. The PLCs are also coupled to the DSP through a separate DMA sharing unit to the DSP, and particularly to the DSP memory. The memory sharing arrangement provides a separate high-speed data transfer mechanism between the PLCs and the DSP. Memory sharing is controlled to allocate the full bandwidth of the DSP memory to the PLCs and other DMA devices in proportion to their operating speeds. The AMBA AHB allows the DSP to control the PLC operations without interference with high-speed data transfers.

REFERENCES:
patent: 5884100 (1999-03-01), Normoyle et al.
patent: 6041400 (2000-03-01), Ozcelik et al.
patent: 6263390 (2001-07-01), Alasti et al.
patent: 6412027 (2002-06-01), Amrany et al.
patent: 6667636 (2003-12-01), Sihlbom et al.

Affiliated with

Also associated with

Rating

DMA port sharing bandwidth balancing logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DMA port sharing bandwidth balancing logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DMA port sharing bandwidth balancing logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3679597