Semiconductor device manufacturing: process – Introduction of conductivity modifying dopant into... – Ion implantation of dopant into semiconductor region
Reexamination Certificate
2006-06-13
2006-06-13
Loke, Steven (Department: 2811)
Semiconductor device manufacturing: process
Introduction of conductivity modifying dopant into...
Ion implantation of dopant into semiconductor region
C438S231000
Reexamination Certificate
active
07060599
ABSTRACT:
Disclosed is an electrical device having, and a process for forming, a shallow junction with a variable concentration profile gradation of dopants. The process of the present invention includes first providing and masking a surface on an in-process integrated circuit wafer on which the shallow junction is to be formed. Next, a low ion velocity and low energy ion bombardment plasma doping or PLAD operation is conducted to provide a highly doped inner portion of a shallow junction. In a further step, a higher ion velocity and energy conventional ion bombardment implantation doping operation is conducted using a medium power implanter to extend the shallow junction boundaries with a lightly doped outer portion. In various embodiments, the doping steps can be performed in reverse order. In addition, an anneal step can be performed after any doping operation.
REFERENCES:
patent: 4769686 (1988-09-01), Horiuchi et al.
patent: 4835740 (1989-05-01), Sato
patent: 4907048 (1990-03-01), Huang
patent: 5006477 (1991-04-01), Farb
patent: 5045901 (1991-09-01), Komori et al.
patent: 5091763 (1992-02-01), Sanchez
patent: 5334870 (1994-08-01), Katada et al.
patent: 5352914 (1994-10-01), Farb
patent: 5434440 (1995-07-01), Yoshitomi et al.
patent: 5530276 (1996-06-01), Iwasa
patent: 5897363 (1999-04-01), Gonzalez et al.
patent: 6010927 (2000-01-01), Jones, Jr. et al.
Shu Qin, et al., “Plasma Immersion Ion Implantation Doping Experiments for Microelectronics,” pp. 962-968, J. Vac. Sci. Technol. B 12(2), Mar./Apr. 1994.
Shu Qin, et al., “Plasma Immersion Ion Implantation Doping Experiments for Microelectronics,” pp. 962-968, J. Vac. Sci. Technol. B 12(2), Mar./Apr. 1994.
Gonzalez Fernando
Thakur Randhir
Loke Steven
Micro)n Technology, Inc.
TraskBritt
LandOfFree
Method of forming shallow doped junctions having a variable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming shallow doped junctions having a variable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming shallow doped junctions having a variable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3677159