Memory and refresh method for memory

Details Memory and refresh method for memory Memory and refresh method for memory

2006-06-13

2006-06-13

Yoha, Connie C. (Department: 2827)

Static information storage and retrieval

Read/write circuit

Data refresh

C365S233100, C365S189011, C365S189040

Reexamination Certificate

active

07061818

ABSTRACT:
The present invention discloses a memory, and a refresh method for memory, which performs a normal access and refresh one after another within one operation cycle of SRAM. The memory of the present invention comprises a refresh enable which directs execution of refresh, a row address counter that addresses a row address of memory cells to be refreshed, and an execution circuit which refreshes the memory cells of the addressed row address in response to the direction of execution of refresh.

REFERENCES:
patent: 4677592 (1987-06-01), Sakurai et al.
patent: 4710764 (1987-12-01), Van Cang
patent: 4757217 (1988-07-01), Sawada et al.
patent: 5321697 (1994-06-01), Fromm et al.
patent: 5432743 (1995-07-01), Kusakari
patent: 5517454 (1996-05-01), Sato et al.
patent: 5805508 (1998-09-01), Tobita
patent: 6134169 (2000-10-01), Tanaka
patent: 6185137 (2001-02-01), Sato et al.
patent: 6259634 (2001-07-01), Kengeri et al.
patent: 6275437 (2001-08-01), Kim et al.
patent: 6430098 (2002-08-01), Afghahi et al.
patent: 6654303 (2003-11-01), Miyamoto et al.

Affiliated with

Also associated with

Rating

Memory and refresh method for memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory and refresh method for memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory and refresh method for memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3674982