Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2006-06-27
2006-06-27
Chaudhari, Chandra (Department: 2891)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C438S259000, C438S267000
Reexamination Certificate
active
07067875
ABSTRACT:
A semiconductor integrated circuit device has a plurality of rows of pillars, each row being composed of semiconductor pillars and insulator pillars alternately arranged in one direction with no gap therebetween, a plurality of nonvolatile memory elements provided individually in the plurality of semiconductor pillars, the plurality of nonvolatile memory elements having control gate electrodes provided over side surfaces of said semiconductor pillars along the one direction via gate insulating films, drain regions provided in upper surface portions of the semiconductor pillars, and source regions provided in bottom surface portions of the semiconductor pillars, and lines including the respective control gate electrodes of the plurality of nonvolatile memory elements and provided along the one direction over the side surfaces of the rows of pillars along the one direction.
REFERENCES:
patent: 5768192 (1998-06-01), Eitan
patent: 5882994 (1999-03-01), Araki et al.
patent: 5888868 (1999-03-01), Yamazaki et al.
patent: 5959322 (1999-09-01), Lee
patent: 5966603 (1999-10-01), Eitan
patent: 6011725 (2000-01-01), Eitan
patent: 6150687 (2000-11-01), Noble et al.
patent: 6180538 (2001-01-01), Halliyal et al.
patent: 63-285966 (1988-11-01), None
patent: 2-117175 (1990-05-01), None
patent: 6-13628 (1994-01-01), None
patent: 7-122653 (1995-05-01), None
patent: 9-97850 (1997-04-01), None
patent: 9-205187 (1997-08-01), None
patent: 10-229177 (1998-08-01), None
patent: 2001-24075 (2001-01-01), None
H. Takato et al., “High Performance CMOS Surrounding Gate Transistor (SGT) for Ultra High Density LSIs,” ULSO Research Center, Toshiba Corp., Komukai, Saiwai-ku, Kawasaki Japan; 222-IEDM 88, pp. 222-225; 1988 IEEE, USA.
Eitan, et al., “Can NROM, a 2 Bit, Trapping Storage NVM Cell, Give a Real Challenge to Floating Gate Cells”, Extended Abstracts of the 1999 International Conference on Solid State Device and Materials, Tokyo, 1999, pp. 522-523.
Pein, et al., “A 3-D Sidewall Flash EPROM Cell and Memory Array”, IEEE Electron Device Letters, vol. 14, No. 8, Aug. 1993, pp. 415-417.
Chaudhari Chandra
Renesas Technology Corp.
LandOfFree
Semiconductor integrated circuit device and its... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit device and its..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit device and its... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3674959