High level synthesis method and apparatus

Details High level synthesis method and apparatus High level synthesis method and apparatus

2006-02-28

2006-02-28

Dinh, Paul (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07007262

ABSTRACT:
A behavioral description is converted to a CDFG. The CDFG is scheduled in such a way that the number of registers is minimized with a desired number of clock cycles. Hardware is allocated to the scheduled results. The minimum clock period (semi-synchronous minimum clock period) attainable by adjusting clock timings for allocated registers is determined. When the semi-synchronous minimum clock period is greater than a desired clock period, all the clock timings are reset to a same value and then the positions of the registers in the CDFG are so changed as to reduce the clock period. The processing returns to the step of determining the semi-synchronous minimum clock period when the performance is improved as a result of performing retiming, or otherwise is terminated.

REFERENCES:
patent: 5764591 (1998-06-01), Matsui et al.
patent: 5764951 (1998-06-01), Ly et al.
patent: 6044211 (2000-03-01), Jain
patent: 6195786 (2001-02-01), Raghunathan et al.
patent: 6324678 (2001-11-01), Dangelo et al.
patent: 6367066 (2002-04-01), Sato
patent: 6505340 (2003-01-01), Nishida et al.
patent: 6539537 (2003-03-01), Nakamura et al.
patent: 6687894 (2004-02-01), Ohnishi et al.
patent: 6745160 (2004-06-01), Ashar et al.
patent: 6782354 (2004-08-01), Ikegami
patent: 2002/0162097 (2002-10-01), Meribout
“A Magnetoelectronic Macrocell Employing Reconfigurable Threshold Logic”, Steve P. Ferrera and Nicholas P. Carter, University of Illinois.

Affiliated with

Also associated with

Rating

High level synthesis method and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High level synthesis method and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High level synthesis method and apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3670238