Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1996-09-04
2000-03-07
Santamauro, Jon
Electronic digital logic circuitry
Multifunctional or programmable
Array
326 38, H03K 19177
Patent
active
060345470
ABSTRACT:
The system and method of the present invention provides an innovative bus system of lines which can be programmed and to provide data, control and address information to the logic circuits interconnected by the bus system. This flexible structure and process enables a configurable system to be created to programmably connect one or more logic circuits, such as megacells. The programmability of the bus system enables the cascading of multiple megacells in an arbitrary fashion (i.e., wide, deep or both) and the sharing of common lines for system level communication.
REFERENCES:
patent: 4020469 (1977-04-01), Manning
patent: 4700187 (1987-10-01), Furtek
patent: 4736333 (1988-04-01), Mead et al.
patent: 4847612 (1989-07-01), Kaplinsky
patent: 4870302 (1989-09-01), Freeman
patent: 4918440 (1990-04-01), Furtek
patent: 4935734 (1990-06-01), Austin
patent: 4992680 (1991-02-01), Benedetti et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5204556 (1993-04-01), Shankar
patent: 5208491 (1993-05-01), Ebeling et al.
patent: 5221865 (1993-06-01), Phillips et al.
patent: 5243238 (1993-09-01), Kean
patent: 5260610 (1993-11-01), Pederson et al.
patent: 5296759 (1994-03-01), Sutherland et al.
patent: 5298805 (1994-03-01), Garverick et al.
patent: 5329470 (1994-07-01), Sample et al.
patent: 5396126 (1995-03-01), Britton et al.
patent: 5455525 (1995-10-01), Ho et al.
patent: 5457410 (1995-10-01), Ting
patent: 5469003 (1995-11-01), Kean
patent: 5477067 (1995-12-01), Isomura et al.
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5552722 (1996-09-01), Kean
patent: 5572148 (1996-11-01), Lytle et al.
patent: 5581199 (1996-12-01), Pierce et al.
patent: 5581767 (1996-12-01), Katuski et al.
P. Wang, et al., "A High Performance FPGA With Hierarchical Interconnection Structure", Institute of Electrical and Electronics Engineers, pp. 239-242 (May 30, 1994).
Minnick, R.C., "A Survey of Microcellular Research", Journal of the Association for Computing Machinery, vol. 14, No. 2, Apr. 1967, pp. 203-241.
Shoup, R.G., "Programmable Cellular Logic Arrays", Ph.D. dissertation, Carnegie-Mellon University, Pittsburgh, PA March 1970--Partial.
Spandorfer, L.M., "Synthesis of Logic Function on an Array of Integrated Circuits", UNIVAC, Division of Sperry Rand Corporation, Blue Bell, PA Contract AF 19(628)2907, AFCRL 66-298, Project No. 4645, Task No. 464504, Nov. 30, 1965.
AMTEL Corporation, "Field Programmable Gate Arrays--AT600 Series", 1993.
Robert H. Krambeck, "ORCA: A High performance, Easy to Use SRAM Based Architecture", Wescon '93 Record, pp. 310-320, Sep. 28-30, 1993.
Barry K. Britton, et al., "Optimized Reconfigurable Cell Array Architecture for High Performance Field Programmable Gate Arrays", Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, May 1993, pp. 7.2.1-7.2.5.
Richard Cliff, et al., "A Dual Granularity and Globally Interconnected Architecture for a Programmable Logic Device", Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, May 1993, pp. 7.3.1-7.3.5.
Dave Bursky, "Fine-Grain FPGA Architecture Uses Four Levels of Configuration Hierarchy", Electronic Design, pp. 33-34, Oct. 1, 1993.
Altera Corporation, Data Sheet, "Flex EPF81188 12,000-Gate Programmable Logic Device", Sep. 1992, Ver 1.
Motorola Product Brief, "MPA10XX Field Programmable Gate Arrays", Sep. 27, 1993.
Xilinx, "The Programmable Gate Array Data Book", 1992.
F. Zlotnick, P. Butler, W. Li, D. Tang, "A High Performance Fine-Grained Approach to SRAM Based FPGAs", Wescon '93 Record, pp. 321-326, Sep. 28-30, 1993.
Vidal, "Implement Neural Nets with Programmable Logic", IEEE 1988, pp. 1180-1190.
Liu, et al., "Design of Large Embedded CMOS PLA's for Built-In Self Test", IEEE 1988, pp. 50-53.
Buffoli, et al., "Dynamically Reconfigurable Devices used to Implement a Self-Tuning, High Performance PID Controller", IEEE 1989, pp. 107-112.
Devadas, "Boolean Decomposition of Programmable Logic Arrays", IEEE 1988, pp. 2.5.1-2.5.5.
Pani Peter M.
Ting Benjamin S.
Advantage Logic, Inc.
Santamauro Jon
LandOfFree
Method and apparatus for universal program controlled bus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for universal program controlled bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for universal program controlled bus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-366598