Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-06-13
2006-06-13
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07062726
ABSTRACT:
The present invention is directed to a method for generating a tech-library for a logic function. A logic function has many representations. For each representation, a circuit for realizing the representation is decomposed into a combination of instances. An instance is a component logic circuit of a general logic circuit. There are pre-created tech-libraries for the instances. For example, a pre-created tech-library is created by categorizing tech-descriptions for primitive physical circuits based on a negation index. Thus, tech-descriptions for a circuit for realizing a representation are calculated from a combination of elements of the pre-created tech-libraries. Each calculated tech-description is compared with each existing element of a tech-library for the logic function. When a calculated tech-description has at least one marked parameter better or smaller than that of all existing elements of the tech-library for the logic function, the calculated tech-description is added to the tech-library. When the number of elements in the tech-library is at least twice larger than a limit, the number is reduced.
REFERENCES:
patent: 4703435 (1987-10-01), Darringer et al.
patent: 5359537 (1994-10-01), Saucier et al.
patent: 5461574 (1995-10-01), Matsunaga et al.
patent: 5537330 (1996-07-01), Damiano et al.
patent: 5841647 (1998-11-01), Hoshi
patent: 6038381 (2000-03-01), Munch et al.
patent: 6148436 (2000-11-01), Wohl
patent: 6721926 (2004-04-01), Wang et al.
patent: 6735744 (2004-05-01), Raghunathan et al.
patent: 6782511 (2004-08-01), Frank et al.
Andreev Alexander E.
Bolotov Anatoli A.
Vikhliantsev Igor A.
Levin Naum B.
LSI Logic Corporation
Siek Vuthe
Suiter - West - Swantz PC LLO
LandOfFree
Method for generating tech-library for logic function does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for generating tech-library for logic function, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for generating tech-library for logic function will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3659576