Master slice semiconductor integrated circuit

Details Master slice semiconductor integrated circuit Master slice semiconductor integrated circuit

2006-10-10

2006-10-10

Lin, Sun James (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

07120891

ABSTRACT:
It is an object of the present invention to reduce power consumption and improve flexibility in a master slice semiconductor integrated circuit. The master slice semiconductor integrated circuit comprises at least two wiring layers to form wirings, and a plurality of clock buffers connected by clock wirings in the form of a clock tree having at least two cascaded stages to distribute clock signals to a plurality of sequential circuits, wherein the clock wirings comprises a wiring layer switching portion which switches a wiring layer from a lower wiring layer of the at least two wiring layers to an upper wiring layer of the at least two wiring layers and then switches from the upper wiring layer to the lower wiring layer.

REFERENCES:
patent: 5825203 (1998-10-01), Kusunoki et al.
patent: 6421816 (2002-07-01), Ishikura
patent: 6502226 (2002-12-01), Ishikura
patent: 6737903 (2004-05-01), Suzuki
patent: 2003/0051221 (2003-03-01), Mizuno et al.
patent: 2003-152082 (2003-05-01), None

Affiliated with

Also associated with

Rating

Master slice semiconductor integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Master slice semiconductor integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Master slice semiconductor integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3655648