Register file method incorporating read-after-write blocking...

Details Register file method incorporating read-after-write blocking... Register file method incorporating read-after-write blocking...

2006-11-28

2006-11-28

Elms, Richard (Department: 2824)

Static information storage and retrieval

Read/write circuit

Including specified plural element logic arrangement

C365S189040, C365S233500

Reexamination Certificate

active

07142463

ABSTRACT:
A register file method incorporating read-after-write blocking using detection cells provides improved read access times in high performance register files. One or more detection cells identical to the register file cells and located in the register file array are used to control the read operation in the register file by configuring the detection cells to either alternate value at each write or change to a particular value after a write and then detecting when the write has completed by detecting the state change of an active detection cell. The state change detection can be used to delay the leading edge of a read strobe or may be used in the access control logic to delay generation of a next read strobe. The register file thus provides a scalable design that does not have to be tuned for each application and that tracks over voltage and clock skew variation.

REFERENCES:
patent: 5572467 (1996-11-01), Ghassemi et al.
patent: 6463002 (2002-10-01), Kim et al.

Affiliated with

Also associated with

Rating

Register file method incorporating read-after-write blocking... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Register file method incorporating read-after-write blocking..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Register file method incorporating read-after-write blocking... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3654520