Method and apparatus for injecting write data into a cache

Details Method and apparatus for injecting write data into a cache Method and apparatus for injecting write data into a cache

2006-12-26

2006-12-26

Bataille, Pierre-Michel (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S152000, C711S138000, C710S027000, C710S038000

Reexamination Certificate

active

07155572

ABSTRACT:
A data processing system (100, 600) has a memory hierarchy including a cache (124, 624) and a lower-level memory system (170, 650). A data element having a special write with inject attribute is received from a data producer (160, 640), such as an Ethernet controller. The data element is forwarded to the cache (124, 624) without accessing the lower-level memory system (170, 650). Subsequently at least one cache line containing the data element is updated in the cache (124, 624).

REFERENCES:
patent: 4197580 (1980-04-01), Chang et al.
patent: 5375216 (1994-12-01), Moyer et al.
patent: 5535116 (1996-07-01), Gupta et al.
patent: 5553265 (1996-09-01), Abato et al.
patent: 5680576 (1997-10-01), Laudon
patent: 5727150 (1998-03-01), Laudon et al.
patent: 5829025 (1998-10-01), Mittal
patent: 5829028 (1998-10-01), Lynch et al.
patent: 5850534 (1998-12-01), Kranich
patent: 5996048 (1999-11-01), Cherabuddi et al.
patent: 6101574 (2000-08-01), Kumasawa et al.
patent: 6212568 (2001-04-01), Miller et al.
patent: 6223258 (2001-04-01), Palanca et al.
patent: 6427188 (2002-07-01), Lyon et al.
patent: 6442666 (2002-08-01), Stracovsky
patent: 6490654 (2002-12-01), Wickeraad et al.
patent: 6502171 (2002-12-01), Arimilli et al.
patent: 6549961 (2003-04-01), Kloth
patent: 6654953 (2003-11-01), Beaumont et al.
patent: 6751684 (2004-06-01), Owen et al.
patent: 6823429 (2004-11-01), Olnowich
patent: 6839816 (2005-01-01), Borkenhagen et al.
patent: 2002/0087796 (2002-07-01), Fanning
patent: 2003/0154350 (2003-08-01), Edirisooriya et al.
patent: 2003/0163649 (2003-08-01), Kapur et al.
patent: 2004/0019704 (2004-01-01), Sano et al.
patent: 2004/0034747 (2004-02-01), Rowlands et al.
patent: 2004/0128450 (2004-07-01), Edirisooriya et al.
patent: 0468766 (1991-07-01), None
patent: 0838762 (1993-02-01), None
patent: 000681241 (1994-05-01), None
patent: WO 00/38069 (2000-06-01), None
HyperTransport I/O Link Specification,Revision 1.03, HyperTransport Technology Consortium, Oct. 10, 2001, Chapter 3, p. 26-28.
“Multiprocessor Cache Coherency:MOESI Model Describes Snooping Protocol” Microprocessor Report, M. Thorson,Jun. 20, 1990, v4, n11, p. 12(4).
“The Computer Science and Engineering Handbook”, Allen B. Tucker et al, 1997, CRC Press, p. 436-438.
Horwitz et al., “Generating Editing Environments Based on Relations and Attributes”, ACM, pp. 577-608, Oct. 1986.
“Next Generation Packet Processing: RM9000x2™ Integrated Multiprocessor with Hypertransport™”, Rob Reiner, Platform Conference, PMC-Sierra, Jan. 23-24, 2002, pp. 1-17.
“Cache-Coherent Distributed Shared Memory: Perspectives on Its Development and Future Challenges”, John Hennessy, Mark Heinrich, and Anoop Gupta, Proceedings of the IEEE, vol. 87, No. 3, Mar. 1999, pp. 418-429.
“An Evaluation of Directory Schemes for Cache Coherence”, Anant Agarwal, Richard Simoni, John Hennessy, and Mark Horowitz, Computer Systems Laboratory, Stanford University, IEEE 1988, pp. 280-289.
HyperTransport Technology Consortium; HyperTransport I/O Link Specification, REvision 1.03; Oct. 10, 2001; pp. 17-21.
“Keeping Secrets in Hardware: The Microsoft XBox Case Study,” Andrew “Bunnie” Huang, May 26, 2002.
U.S. Appl. No. 10/261,642, filed Sep. 30, 2002.
“Cache Coherence Protocols: Evaluation Using a Multiprocessor Simulation Model,” Acm Transations on Computer Systems, Association for Computing Machinery, New York, vol. 4, No. 4, Nov. 1, 1986, ISSN: 0734-2071, p. 281, line 21—p. 282, line 21.

Affiliated with

Also associated with

Rating

Method and apparatus for injecting write data into a cache does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for injecting write data into a cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for injecting write data into a cache will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3653500