Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2006-02-14
2006-02-14
Thompson, Craig A. (Department: 2813)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
Reexamination Certificate
active
06998334
ABSTRACT:
Methods of manufacturing semiconductor devices using permanent or temporary polymer layers having apertures to expose contact pads and cover the active surfaces of the semiconductor devices.
REFERENCES:
patent: 5196371 (1993-03-01), Kulesza et al.
patent: 5359928 (1994-11-01), Blessington et al.
patent: 5460316 (1995-10-01), Hefele
patent: 5762259 (1998-06-01), Hubacher et al.
patent: 5990230 (1999-11-01), Muramatsu et al.
patent: 6054761 (2000-04-01), McCormack et al.
patent: 6089151 (2000-07-01), Cobbley et al.
patent: 6138348 (2000-10-01), Kulesza et al.
patent: 6150726 (2000-11-01), Feilchenfeld et al.
patent: 6159769 (2000-12-01), Farnworth et al.
patent: 6207475 (2001-03-01), Lin et al.
patent: 6211049 (2001-04-01), Farrar
patent: 6228678 (2001-05-01), Gilleo et al.
patent: 6238223 (2001-05-01), Cobbley et al.
patent: 6242935 (2001-06-01), Akram
patent: 6251488 (2001-06-01), Miller et al.
patent: 6253675 (2001-07-01), Mayer
patent: 6259962 (2001-07-01), Gothait
patent: 6263566 (2001-07-01), Hembree et al.
patent: 6268584 (2001-07-01), Keicher et al.
patent: 6294837 (2001-09-01), Akram et al.
patent: 6314641 (2001-11-01), Akram
patent: 6316289 (2001-11-01), Chung
patent: 6391251 (2002-05-01), Keicher et al.
patent: 6593220 (2003-07-01), Yu et al.
patent: 2001/0017414 (2001-08-01), Galleo
patent: 2002/0171177 (2002-11-01), Kritchman et al.
patent: 2003/0043360 (2003-03-01), Farnworth
patent: 2003/0151167 (2003-08-01), Kritchman et al.
patent: 2003/0193092 (2003-10-01), Tan et al.
patent: 2003/0207213 (2003-11-01), Farnworth
Miller et al., “Maskless Mesoscale Materials Deposition”, Deposition Technology, Sep. 2001, pp. 20-22.
Miller, “New Laser-Directed Deposition Technology”, Microelectronic Fabrication, Aug. 2001, p. 16.
Webpage, Objet Prototyping the Future, “Objet FullCure 700 Series”, 1 page.
Webpage, Objet Prototyping the Future, “How it Works”, 2 pages.
U.S. Appl. No. 10/201,208, filed Jul. 22, 2002, entitled Thick Solder Mask for Confining Encapsulant Material Over Selected Locations of a Substrate, Assemblies Including the Solder Mask, and Methods, inventor Grigg et al.
U.S. Appl. No. 10/370, 755, filed Feb. 20, 2003, entitled “Chip Scale Package Structures and Method of Forming Conductive Bumps Thereon”, inventor Warren M. Farnworth.
U.S. Appl. No. 10/642,908, filed Aug. 18, 2003, entitled “Solder Masks for Use on Carrier Substrates, Carrier Substrates and Semiconductor Device Assemblies Including Such Solder Masks, and Methods”, inventor Tan et al.
U.S. Appl. No. 10/672,098, filed Sep. 26, 2003, entitled “Apparatus and Methods for Use in Stereolithographic Processing of Components and Assemblies”, inventor Warren M. Farnworth.
U.S. Appl. No. 10/688,354, filed Oct. 17, 2003, entitled “Thick Solder Mask for Confining Encapsulant Material Over Selected Locations of a Substrate and Assemblies Including the Solder Mask”, inventor Grigg et al.
Ahmad Syed Sajid
Farnworth Warren M.
Hembree David R.
Hess Michael E.
Jacobson John O.
Harrison Monica D.
Thompson Craig A.
TraskBritt
LandOfFree
Semiconductor devices with permanent polymer stencil and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor devices with permanent polymer stencil and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor devices with permanent polymer stencil and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3653487