Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2006-10-24
2006-10-24
Donaghue, Larry D. (Department: 2154)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C712S037000, C712S038000
Reexamination Certificate
active
07126375
ABSTRACT:
A multiple level routing architecture for a programmable logic device having logical blocks, each logical block comprising a plurality of cells, with a first level routing resources coupling the cells of logical blocks. A second level routing resources coupling the first level routing resources through tab networks; each tab network comprises a first plurality of switches coupling the first level routing resources to an intermediate tab and the intermediate tab coupling the second level routing resources through a second plurality of switches, each switch may comprise an additional buffer. Repeated applications of tab networks provide connections between lower level routing resources to higher level routing resources.
REFERENCES:
patent: 4020469 (1977-04-01), Manning
patent: 4661901 (1987-04-01), Veneski
patent: 4700187 (1987-10-01), Furtek
patent: 4720780 (1988-01-01), Dolecek
patent: 4736333 (1988-04-01), Mead et al.
patent: 4815003 (1989-03-01), Putatunda et al.
patent: 4847612 (1989-07-01), Kaplinsky
patent: 4870302 (1989-09-01), Freeman
patent: 4918440 (1990-04-01), Furtek
patent: 4935734 (1990-06-01), Austin
patent: 4992680 (1991-02-01), Benedetti et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5204556 (1993-04-01), Shankar
patent: 5208491 (1993-05-01), Ebeling et al.
patent: 5221865 (1993-06-01), Phillips et al.
patent: RE34363 (1993-08-01), Freeman, deceased
patent: 5243238 (1993-09-01), Kean
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5296759 (1994-03-01), Sutherland et al.
patent: 5298805 (1994-03-01), Garverick et al.
patent: 5329470 (1994-07-01), Sample et al.
patent: 5396126 (1995-03-01), Britton et al.
patent: 5406525 (1995-04-01), Nicholes
patent: 5455525 (1995-10-01), Ho et al.
patent: 5457410 (1995-10-01), Ting
patent: 5469003 (1995-11-01), Kean
patent: 5477067 (1995-12-01), Isomura et al.
patent: 5485103 (1996-01-01), Pedersen et al.
patent: 5519629 (1996-05-01), Snider
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5552722 (1996-09-01), Kean
patent: 5572148 (1996-11-01), Lytle et al.
patent: 5581199 (1996-12-01), Pierce et al.
patent: 5581767 (1996-12-01), Katsuki et al.
patent: 5835405 (1998-11-01), Tsui et al.
patent: 5894228 (1999-04-01), Reddy et al.
patent: 5903165 (1999-05-01), Jones et al.
patent: 6433580 (2002-08-01), Ting
patent: 6462578 (2002-10-01), Ting
patent: 6507217 (2003-01-01), Ting
patent: 6597196 (2003-07-01), Ting
patent: 0415542 (1991-03-01), None
patent: 0630115 (1994-12-01), None
patent: 2180382 (1987-03-01), None
patent: 2295738 (1996-06-01), None
patent: WO92/08286 (1992-05-01), None
patent: WO94/10754 (1994-05-01), None
patent: WO94/28475 (1994-12-01), None
patent: WO95/04404 (1995-02-01), None
patent: WO96/05964 (1996-02-01), None
patent: WO96/35261 (1996-11-01), None
Richard Cliff et al., “A Dual Granularity and Globally Interconnected Architecture for a Programmable Logic Device”, Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, May 1993, pp. 7.3.1-7.3.5.
Altera Corporation, Data Sheet, “Flex EPF81188 12,000-Gate Programmable Logic Device”, Sep. 1992, Version 1.
Minnick, R.C., “A Survey of Microcellular Research”, Journal of the Association for Computing Machinery, vol. 14, No. 2, Apr. 1967, pp. 203-241.
Shoup, R.G., “Programmable Cellular Logic Arrays”, Ph.D dissertation, Carnegie-Mellon University, Pittsburgh, PA, Mar. 1970—Partial.
Spandorfer, L.M., “Synthesis of Logic Functions on an Array of Integrated Circuits”, UNIVAC, Division of Sperry Rand Corporation, Blue Bell, PA, Contract AF 19 (628)2907, AFCRL 66-298, Project No. 464504, Nov. 30, 1965.
Ping-Tsung Wang et al., “A High Performance FPGA with Hierarchical Interconnection Structure”, Institute of Electrical and Electronic Engineers, pp. 239-242, May 30, 1994.
Motorola Product Brief, “MPA10XX Field Programmable Gate Arrays”, pp. 4 pages total, Sep. 27, 1993.
Krambeck, R.H. “ORCA: A High Performance, Easy to Use SRAM Based Architecture”, Wescon '93 record, pp. 310-320, Sep. 20-30, 1993.
Buffoli et al., “Dynamically Reconfigurable Devices Used to Implement a Self-Tuning, High Performance PID Controller”, IEEE 1989, pp. 107-112.
Devadas, S., “Boolean Decomposition of Programmable Logic Arrays”, IEEE 1988, pp. 2.5.1-2.5.5.
Vidal, J., “Implementing Neural Nets with Programmable Logic”, IEEE 1988, pp. 50-53.
Yachyang Sun et al., “An Area Minimizer for Floorplans with L-Shaped Regions”, 1992, Int'l. Conference on Computer Design, pp. 383-386.
Atmel Corporation, “Field Programmable Gate Arrays —AT6000 Series”, 1993.
Dave Bursky, “Fine-Grain FPGA Architeture Uses Four Levels of Configuration Hierarchy”, Electronic Design, pp. 33-34, Oct. 1, 1993.
Dick L. Liu et al., “Design of Large Embedded CMOS PLA's for Built-in Self-Test”, IEEE 1988, pp. 50-53.
Xilinx, “The Programmable Gate Array Data Book”, 1992.
F. Zlotnick et al., A High Performance Fine-Grained Approach to SRAM based FPGA's, Wescon '93 Record, pp. 321-326, Sep. 28-30, 1993.
Barry K. Britton et al., “Optmized Reconfigurable Cell Array Architectrue for High Performance Field Programmable Gate Arrays”, Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, May 1993, pp. 7.2.1-7.2.5.
Ting et al., “A New High Density and Very Low Cost Reprogrammable FPGA Architecture”, pp. 1-10.
Pani Peter M.
Ting Benjamin S.
Blakely , Sokoloff, Taylor & Zafman LLP
BTR, Inc.
Donaghue Larry D.
LandOfFree
Floor plan for scalable multiple level tab oriented... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Floor plan for scalable multiple level tab oriented..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floor plan for scalable multiple level tab oriented... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3648610