Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-05-16
2006-05-16
Thompson, A. M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07047504
ABSTRACT:
A method for designing semiconductor integrated circuits that efficiently optimizes clock skews in a plurality of clock modes in the case of designing semiconductor integrated circuits having a plurality of clock modes. A plurality of clock paths in each of a plurality of clock modes are detected from layout data for a semiconductor integrated circuit. Delay time in all elements on each of the plurality of clock paths detected is collected. A delay adjustment position is set on each of the plurality of clock paths detected. An optimum delay value at the delay adjustment position on each of the plurality of clock paths is calculated by considering delay time at the set delay adjustment position as a nonnegative variable, by formulating a linear expression for each of the plurality of clock paths by use of this variable and the collected delay time in all of the elements, and by working out the linear expression. Circuit structure based on the layout data is corrected automatically by locating a delay element having appropriate delay time at each delay adjustment position on the basis of the delay value calculated.
REFERENCES:
patent: 5557779 (1996-09-01), Minami
patent: 5740067 (1998-04-01), Hathaway
patent: 5956256 (1999-09-01), Rezek et al.
patent: 6550044 (2003-04-01), Pavisic et al.
patent: 6594807 (2003-07-01), Tetelbaum et al.
patent: 6725389 (2004-04-01), Tetelbaum et al.
patent: 6883154 (2005-04-01), Teig et al.
patent: 2003/0023327 (2003-01-01), Chang et al.
E. Friedman , “Clock Distribution Networks in Synchronous Digital Integrated Circuits”, p. 665-692, Proceedings of IEEE, vol. 89, No. 5, May 2001.
J. Fishburn, “Clock Skew Optimization”, IEEE Transactions on Computers, p. 945-951, vol. 39, No. 7, Jul. 1990.
T. Szymanski et al., “Verifying Clock Scheldules”, p. 124-131, Computer Aid Design. ICCAD-92. Digest of Technical papers., 1992 IEEE/ACM International Conference on Nov. 8-12, 1992.
Fujitsu Limited
Staas & Halsey , LLP
Thompson A. M.
To Tuyen
LandOfFree
Method and program for designing semiconductor integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and program for designing semiconductor integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and program for designing semiconductor integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3648166