Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2006-10-17
2006-10-17
Zarneke, David A. (Department: 2891)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C257SE21508
Reexamination Certificate
active
07122459
ABSTRACT:
A manufacturing method of a semiconductor wafer package mainly comprises the following steps. Firstly, a semiconductor wafer having a plurality of bonding pads and a passivation layer exposing the bonding pads is provided. Next, under bump metallurgy layers are formed on each of the bonding pads respectively. Then, a mask is formed above the semiconductor wafer to expose the under bump metallurgy layers through each of the openings of the mask. Afterwards, a plurality of bump structures are disposed separately in the openings wherein each of the bump structures has a bump and a reinforced layer covering the bump. Finally, a reflow step is performed so that each of the reflowed bumps is connected to the corresponding under bump metallurgy layer and the reinforced layers are transformed into bump-reinforced collars to cover the under bump metallurgy layers and encompass the bumps. In addition, a semiconductor wafer package, which is formed by the manufacturing method, is provided.
REFERENCES:
patent: 6054171 (2000-04-01), Shoji
patent: 6180504 (2001-01-01), Farnworth et al.
patent: 6187615 (2001-02-01), Kim et al.
patent: 6425516 (2002-07-01), Iwatsu et al.
patent: 6506671 (2003-01-01), Grigg
patent: 6569753 (2003-05-01), Akram et al.
patent: 6578755 (2003-06-01), Elenius et al.
patent: 6854633 (2005-02-01), Grigg et al.
patent: 6885101 (2005-04-01), Storli
patent: 6902995 (2005-06-01), Grigg
patent: 2005/0082670 (2005-04-01), Quinones et al.
patent: 2006/0024863 (2006-02-01), Chung
patent: 2006/0038291 (2006-02-01), Chung et al.
Advanced Semiconductor Engineering Inc.
Bacon & Thomas PLLC
Zarneke David A.
LandOfFree
Semiconductor wafer package and manufacturing method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor wafer package and manufacturing method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor wafer package and manufacturing method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3647437