Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1998-04-15
2000-04-04
Bowers, Charles
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438303, 438305, 438299, 438664, 438683, H01L 2128
Patent
active
060461055
ABSTRACT:
Method of forming a salicide on a gate structure uses sidewall spacers which leave at least 30 percent of the gate sidewall exposed. After metal deposition, which has at least 50 percent step coverage, an anisotropic etch removes some or all of the metal on horizontal surfaces. Silicides formed from this metal layer are conformal, or even thicker on the sides of the gate than on horizontal structures. This achieves low sheet resistance on the gate, while remaining compatible with shallow junctions.
REFERENCES:
patent: 4356623 (1982-11-01), Hunter
patent: 4663191 (1987-05-01), Choi et al.
patent: 4735680 (1988-04-01), Yen
patent: 4746219 (1988-05-01), Holloway et al.
patent: 4855247 (1989-08-01), Ma et al.
patent: 5196360 (1993-03-01), Doan et al.
patent: 5547881 (1996-08-01), Wang et al.
patent: 5672544 (1997-09-01), Pan
patent: 5726479 (1998-03-01), Matsumoto et al.
patent: 5739573 (1998-04-01), Kawaguchi
patent: 5851921 (1997-04-01), Gardner et al.
patent: 5889331 (1999-03-01), Bai
1995 IEEE, "3D Modeling of Sputter and Reflow Processes for Interconnect Metals", pp. 4.4.1-4.4.4 (F. H. Baumann and G. H. Gilmer).
1994 IEEE, "Aluminum-Germanium-Copper Multilevel Damascene Process Using Low Temperature Reflow Sputtering and Chemical Mechanical Polishing", pp. 5.2.1-5.2.4 (K. Kikuta, Y. Hayashi, T. Nakajima, K. Harashima and T. Kikkawa).
1985 IEEE "Silicon Processing for the VLSI Era", pp. 397-399 (Stanley Wolf and Richard Tauber).
1980, Jul./Aug. American Vacuum Society, "Refractory Silicides for Integrated Circuits", pp. 775-792 (S.P. Murarka).
Hong Qi-Zhong
Kittl Jorge Adrian
Bowers Charles
Brady Wade James
Donaldson Richard L.
Garner Jacqueline J.
Nguyen Thanh
LandOfFree
Preferential lateral silicidation of gate with low source and dr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Preferential lateral silicidation of gate with low source and dr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Preferential lateral silicidation of gate with low source and dr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-364627