Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2006-10-03
2006-10-03
Gurley, Lynne A. (Department: 2812)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S629000, C438S643000, C438S644000, C438S648000, C438S653000, C438S654000, C438S656000, C438S658000, C438S659000, C438S687000
Reexamination Certificate
active
07115498
ABSTRACT:
A method of fabricating an integrated circuit can include forming a barrier layer along lateral side walls and a bottom of a via aperture, forming a seed layer proximate and conformal to the barrier layer, and ion implanting elements into the seed layer. The via aperture is configured to receive a via material that electrically connects a first conductive layer and a second conductive layer.
REFERENCES:
patent: 6268291 (2001-07-01), Andricacos et al.
patent: 6420262 (2002-07-01), Farrar
patent: 6589874 (2003-07-01), Andricacos et al.
patent: 6703307 (2004-03-01), Lopatin et al.
patent: 6770559 (2004-08-01), Adem et al.
patent: 6800554 (2004-10-01), Marieb et al.
patent: 6977220 (2005-12-01), Marieb et al.
patent: 2002/0115292 (2002-08-01), Andricacos et al.
patent: 2004/0224507 (2004-11-01), Marieb et al.
Advanced Micro Devices , Inc.
Gurley Lynne A.
LandOfFree
Method of ultra-low energy ion implantation to form alloy... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of ultra-low energy ion implantation to form alloy..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of ultra-low energy ion implantation to form alloy... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3645061