Multi-interface symmetric multiprocessor

Details Multi-interface symmetric multiprocessor Multi-interface symmetric multiprocessor

2006-02-14

2006-02-14

Myers, Paul R. (Department: 2112)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S052000

Reexamination Certificate

active

07000055

ABSTRACT:
A symmetric multiprocessor system includes a first processor and a second processor for executing a multi-threaded process on packets, a first inbound interface and a first outbound interface associated with the first processor, a first task queue accessible for reading by the first processor, a second inbound interface and a second outbound interface associated with the second processor, and a second task queue accessible for reading by at least the first processor. The first inbound interface receives incoming packets and has a first input buffer maintaining a first input queue of the packets for processing by the first processor. The first outbound interface receives packets from the first processor and transmits outgoing packets. The first task queue receives packets output from at least the second processor and maintains another input queue of the packets for processing by the first processor and which are outgoing from the first outbound interface. The second inbound interface receives incoming packets and has a second input buffer maintaining a second input queue of the packets. The second outbound interface receives packets from the second processor and transmits outgoing packets. The second task queue receives packets output from at least the first processor and maintains another input queue of the packets for processing by the second processor and which are outgoing from the second outbound interface. The first processor executes a process thread on packets by requesting the packets from the first input queue and the first task queue in a predetermined manner. The second processor executes a process thread on packets by requesting the packets from the second input queue and the second task queue in a predetermined manner.

REFERENCES:
patent: 4286322 (1981-08-01), Hoffman et al.
patent: 4439763 (1984-03-01), Limb
patent: 4499576 (1985-02-01), Fraser
patent: 4507760 (1985-03-01), Fraser
patent: 5093912 (1992-03-01), Dong et al.
patent: 5193189 (1993-03-01), Flood et al.
patent: 5255291 (1993-10-01), Holden et al.
patent: 5268900 (1993-12-01), Hluchyj et al.
patent: 5305311 (1994-04-01), Lyles
patent: 5305448 (1994-04-01), Insalaco et al.
patent: 5313582 (1994-05-01), Hendel et al.
patent: 5339311 (1994-08-01), Turner
patent: 5359592 (1994-10-01), Corbalis et al.
patent: 5371887 (1994-12-01), Yoshida et al.
patent: 5408472 (1995-04-01), Hluchyj et al.
patent: 5421012 (1995-05-01), Khoyi et al.
patent: 5463754 (1995-10-01), Beausoleil et al.
patent: 5513172 (1996-04-01), Shikama et al.
patent: 5517662 (1996-05-01), Coleman et al.
patent: 5561669 (1996-10-01), Lenney et al.
patent: 5570360 (1996-10-01), Klausmeier et al.
patent: 5604900 (1997-02-01), Iwamoto et al.
patent: 5619691 (1997-04-01), Katada et al.
patent: 5649092 (1997-07-01), Price et al.
patent: 5734654 (1998-03-01), Shirai et al.
patent: 5742830 (1998-04-01), Elko et al.
patent: 5765032 (1998-06-01), Valizadeh
patent: 5778365 (1998-07-01), Nishiyama
patent: 5838915 (1998-11-01), Klausmeier et al.
patent: 5838994 (1998-11-01), Valizadeh
patent: 5924098 (1999-07-01), Kluge
patent: 5925099 (1999-07-01), Futral et al.
patent: 5926458 (1999-07-01), Yin
patent: 5941964 (1999-08-01), Young et al.
patent: 5946647 (1999-08-01), Miller et al.
patent: 5953336 (1999-09-01), Moore et al.
patent: 5959990 (1999-09-01), Frantz et al.
patent: 5966547 (1999-10-01), Hagan et al.
patent: 6018770 (2000-01-01), Little et al.
patent: 6198920 (2001-03-01), Doviak et al.
patent: 6484224 (2002-11-01), Robins et al.

Affiliated with

Also associated with

Rating

Multi-interface symmetric multiprocessor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-interface symmetric multiprocessor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-interface symmetric multiprocessor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3630393