Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate
2006-02-14
2006-02-14
Browne, Lynne H. (Department: 2116)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
C716S030000
Reexamination Certificate
active
07000137
ABSTRACT:
A method for performing a global timing analysis of a proposed digital circuit comprising receiving timing models and the proposed digital circuit; determining at least one mode of circuit operation of the proposed digital circuit; deriving a sub-circuit corresponding to each of at least one mode of circuit operation; performing timing analysis on each of the sub-circuits derived corresponding to each of the modes; and combining the timing analysis results for all of the modes to determine an overall maximum circuit delay.
REFERENCES:
patent: 5764951 (1998-06-01), Ly et al.
patent: 5801958 (1998-09-01), Dangleo et al.
patent: 5870308 (1999-02-01), Dangleo et al.
patent: 5930510 (1999-07-01), Beylin et al.
patent: 5963730 (1999-10-01), Toyonaga et al.
patent: 6096092 (2000-08-01), Takahashi et al.
patent: 6105139 (2000-08-01), Dey et al.
patent: 6216252 (2001-04-01), Dangleo et al.
patent: 6324678 (2001-11-01), Dangleo et al.
patent: 6374403 (2002-04-01), Darte et al.
patent: 6438747 (2002-08-01), Schreiber et al.
patent: 6457159 (2002-09-01), Yalcin et al.
patent: 6460173 (2002-10-01), Schreiber
patent: 6463576 (2002-10-01), Tomoda
patent: 6493863 (2002-12-01), Hamada et al.
patent: 6625797 (2003-09-01), Edwards et al.
patent: 6634024 (2003-10-01), Tirumalai et al.
patent: 6662271 (2003-12-01), Smits
patent: 6678871 (2004-01-01), Takeyama et al.
patent: 6684376 (2004-01-01), Kerzman et al.
patent: 2004/0046590 (2004-03-01), Singh et al.
patent: 2004/0068331 (2004-04-01), Cronquist et al.
patent: 2004/0068711 (2004-04-01), Gupta et al.
patent: 2004/0068718 (2004-04-01), Cronquist et al.
Kirkpatrick, T.I and N. R. Clark, “PERT as an Aid to Logic Design”, IBM Journal of Research and Development, vol. 10 (1996) pp. 135-141.
“Managing Design Complexity with Behavioral Synthesis”, [on-line] [Retrieved On: Sep. 10, 2002] Retrieved from: http://www.synopsis.com/products/beh syn/beh syn-br.html (pp. 1-14).
Gert Goossens et al., Loop optimization in register-transfer scheduling for DSP-systems, Proceedings of the 26th ACM/IEEE conference on Design automation, 1989, pp. 826-831, ACM Press, New York NY.
R. Govindarajan et al., A Novel Framework for Multi-Rate Scheduling in DSP Applications, Proceedings of the 1993 International Conference on Application Specific Array Processors, 1993, pp. 77-88, IEEE Press, Piscataway, NJ.
John C. Gyllenhaal et al., HMDES Version 2.0 Specification, Technical Report IMPACT-96-3, 1996, University of Illinois at Urbana-Champaign, Urbana, IL.
D. J. Kuck et al., Dependence Graphs and Compiler Optimizations, Proceedings of the 8th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, 1981, pp. 207-218, ACM Press, New York, NY.
Andreas Kuehlman et al., Timing Analysis in High-Level Synthesis, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, 1992, 349-354, IEEE Computer Society Press, Los Alamitos, CA.
Tai A. Ly et al., Applying Simulated Evolution to Scheduling in High Level Synthesis, Proceedings of the 33rd Midwest Symposium on Circuits and Systems, 1990, vol. 1, pp. 172-175, IEEE Press, Piscataway NJ.
John A. Nestor et al., SALSA: A New Approach to Scheduling with Timing Constraints, Proceedings of the International Conference on Computer Aided Design, 1990. pp. 262-265 IEEE Computer Society, Los Alamitos, CA.
William Pugh, A Practical Algorithm for Exact Array Dependence Analysis, 1992, 35(8):102-114, ACM Press, New York, NY.
B. R. Rau, Data Flow and Dependence Analysis for Instruction Level Parallelism, Lecture Notes in Computer Science, vol. 589, Proceedings of the Fourth International Workshop on Languages and Compilers for Parallel Computing, 1991, pp. 236-250, Springer-Verlag, London, UK.
B. Ramakrishna Rau, Iterative Modulo Scheduling, HP Labs Technical Report HPL-94-115, 1995, Hewlett-Packard, Palo Alto, CA.
Michael Schlansker et al., Acceleration of First and Higher Order Recurrences on Processors with Instruction Level Parallelism, Lecture in Computer Science: vol. 768, Proceedings of the 6th International Workshop on Languages and Compilers for Parallel Computing, 1993, pp. 406-429, Springer-Verlag, London UK.
Robert Schreiber et al., High-Level Synthesis of Nonprogrammable Hardware Accelerators, Tech Report: HPL-2000-31, 2000, Hewlett-Packard, Palo Alto, CA.
Robert Schreiber et al., PICO-NPA: High-Level Synthesis of Nonprogrammable Hardware Accelerators, HPLabs : Tech Report: HPL-2001-249, Oct. 16, 2001, Hewlett Packard, Palo Alto, CA.
U.S. Appl. No. 09/378,298, Schreiber et al.
U.S. Appl. No. 10/266,826, Sivaraman et al.
U.S. Appl. No. 10/266,831, Sivaraman et al.
Leiserson, C.E. and J. B. Saxe, “Retiming Synchronous Circuitry”, Systems Research Center of Digital Equipment Corporation in Palo Alto, California, (Aug. 20, 1986).
Kirkpatrick, T.I. and N. R. Clark, “PERT as an Aid to Logic Design”, IBM Journal of Research and Development, vol. 10 (1996) pp. 135-141.
Devadas,S., et al. “Computation of Floating Mode Delay in Combinational Logic Circuits: Theory and Algorithms” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 12 (Dec. 1993) pp. 1913-1923.
Charlesworth, A.E. “An Approach to Scientific Array Processing: The Architectural Design of the AP-120B/FPS-164 Family”, Computer, vol. 14, No. 9 (Sep. 1981) pp. 18-27.
Rau, B. R. “Iterative Modulo Scheduling”, International Journal of Parallel Programming, vol. 24, No. 1 (1996) pp. 3-64.
“Managing Design Complexity with Behavioral Synthesis”, [on-line] [Retrieved On: Sep. 10, 2002] Retrieved from: http://www.synopsis.com/products/beh—syn/beh—syn—br.html (pp. 1-14).
Behavioral Compiler User Guide, Chapter 3, “Optimizing Timing and Area,” pp. 3-1 through 3-78, v. Nov. 2000.
Malik, S. “Analysis of Cyclic Combinational Circuits” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 13, No. 7 (Jul. 1994) pp. 950-956.
Srinivasan, A. and Sharad Malik, “Practical Analysis of Cyclic Combinational Circuits” IEEE Custom Integrated Circuits Conference (1996) pp. 381-384.
Gupta Shail Aditya
Sivaraman Mukund
Browne Lynne H.
Stoynov Stefan
LandOfFree
System for and method of clock cycle-time analysis using... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for and method of clock cycle-time analysis using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for and method of clock cycle-time analysis using... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3629932