Method for fabricating connection regions of an integrated...

Details Method for fabricating connection regions of an integrated... Method for fabricating connection regions of an integrated...

2006-08-08

2006-08-08

Ghyka, Alexander (Department: 2812)

Semiconductor device manufacturing: process

Coating with electrically or thermally conductive material

To form ohmic contact to semiconductive material

C438S613000

Reexamination Certificate

active

07087512

ABSTRACT:
A method for fabricating an integrated circuit connection region includes application of a dielectric to an integrated circuit with a connection region, application of a corrodible metalization layer to the dielectric, application of a protection device to the metalization layer, and removal of the protection device in a region around the connection region.

REFERENCES:
patent: 4372809 (1983-02-01), Grewal et al.
patent: 5010389 (1991-04-01), Gansauge et al.
patent: 5449955 (1995-09-01), Debiec et al.
patent: 5989945 (1999-11-01), Yudasaka et al.
patent: 6130141 (2000-10-01), Degani et al.
patent: 6251702 (2001-06-01), Wensel
patent: 6423570 (2002-07-01), Ma et al.
patent: 6465282 (2002-10-01), Tobben et al.
patent: 6524346 (2003-02-01), Farnworth
patent: 6597069 (2003-07-01), Degani et al.
patent: 3107943 (1982-09-01), None
patent: 3824008 (1990-01-01), None
patent: 68927931 (1997-09-01), None
patent: 69500388 (1997-10-01), None
patent: 19712219 (1998-10-01), None

Affiliated with

Also associated with

Rating

Method for fabricating connection regions of an integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for fabricating connection regions of an integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating connection regions of an integrated... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3628673