Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2006-08-08
2006-08-08
Elms, Richard (Department: 2812)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S613000, C438S615000, C438S669000, C438S670000, C438S671000, C438S109000, C257SE21509
Reexamination Certificate
active
07087513
ABSTRACT:
The present invention provides a method for producing a temporary chip carrier for semiconductor chip burn-in test and speed sorting. A multi-layered substrate or card, usually comprised of one of various materials is made by offsetting the conductor-filled vias or holes in the outer few layers with the outer most layer not being filled with a conductor, such that a partially filled via or hole is produced. This effectively produces a smaller surface conductor feature, on which the semiconductor chip is temporarily attached, electrically tested, and subsequently removed using various methods, at forces much lower than normal chip removal processes require.
REFERENCES:
patent: 5237269 (1993-08-01), Aimi et al.
patent: 5574386 (1996-11-01), Beaumont et al.
patent: 5931685 (1999-08-01), Hembree et al.
patent: 2005/0062142 (2005-03-01), Yeh et al.
Fasano Benjamin V.
Indyk Richard F.
Prettyman Kevin M.
Ahmadi Mohsen
Cioffi James J.
Elms Richard
LandOfFree
Method to produce low strength temporary solder joints does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to produce low strength temporary solder joints, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to produce low strength temporary solder joints will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3619095