Mitigating access penalty of a semiconductor nonvolatile memory

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C711S103000, C711S113000

Reexamination Certificate

active

07117306

ABSTRACT:
Adding a nonvolatile storage (e.g., a cache) to an associated memory array within a semiconductor nonvolatile memory may mitigate the access penalty that occurs in semiconductor nonvolatile memories, such as flash memories and flash devices. For example, in response to a memory access request, the cache may be accessed for data before accessing the memory array and the data may be selectively stored from the memory array into the cache. In another embodiment, an asynchronous access to a semiconductor nonvolatile memory may be converted into a synchronous access.

REFERENCES:
patent: 4916605 (1990-04-01), Beardsley et al.
patent: 5634109 (1997-05-01), Chen et al.
patent: 5696929 (1997-12-01), Hasbun et al.
patent: 5907860 (1999-05-01), Garibay et al.
patent: 6058456 (2000-05-01), Arimilli et al.
patent: 6078520 (2000-06-01), Tobita et al.
patent: 6112280 (2000-08-01), Shah et al.
patent: 6148367 (2000-11-01), Tsuboi et al.
patent: 6182194 (2001-01-01), Uemura et al.
patent: 6209072 (2001-03-01), MacWilliams et al.
patent: 6219773 (2001-04-01), Garibay et al.
patent: 6336161 (2002-01-01), Watts
patent: 6523102 (2003-02-01), Dye et al.
patent: 6622210 (2003-09-01), Hori
patent: 6678793 (2004-01-01), Doyle
patent: 6678794 (2004-01-01), Talyansky et al.
patent: 6704835 (2004-03-01), Garner
patent: 6816891 (2004-11-01), Vahalia et al.
patent: 6832300 (2004-12-01), Naffziger et al.
patent: 6836816 (2004-12-01), Kendall

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Mitigating access penalty of a semiconductor nonvolatile memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Mitigating access penalty of a semiconductor nonvolatile memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mitigating access penalty of a semiconductor nonvolatile memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3617519

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.