Softpal implementation and mapping technology for FPGAs with...

Details Softpal implementation and mapping technology for FPGAs with... Softpal implementation and mapping technology for FPGAs with...

2006-09-19

2006-09-19

Do, Thuan (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C326S039000, C326S040000, C326S041000, C716S030000

Reexamination Certificate

active

07111273

ABSTRACT:
A softPAL implementation and mapping method are described. The implementation utilizes both LUTs and architecture-specific logic circuits to implement softPAL functions, and selects from several implementations in order to decrease delay in function implementation. The method describes techniques for estimating p-terms in a 2-bounded sub-graph, factoring methods, mapping strategies for LUTs and dedicated logic elements, and delay optimization of critical paths.

REFERENCES:
patent: 5151623 (1992-09-01), Agrawal
patent: 5610829 (1997-03-01), Trimberger
patent: 6118300 (2000-09-01), Wittig et al.
patent: 6150838 (2000-11-01), Wittig et al.
patent: 6184713 (2001-02-01), Agrawal et al.
patent: 6336208 (2002-01-01), Mohan et al.
patent: 6348813 (2002-02-01), Agrawal et al.
patent: 6546539 (2003-04-01), Lu et al.
patent: 6603332 (2003-08-01), Kaviani et al.
patent: 2002/0079921 (2002-06-01), Kaviani et al.

Affiliated with

Also associated with

Rating

Softpal implementation and mapping technology for FPGAs with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Softpal implementation and mapping technology for FPGAs with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Softpal implementation and mapping technology for FPGAs with... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3613995