System and method for efficiently and reliably performing...

Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C711S151000, C711S152000, C711S163000

Reexamination Certificate

active

07028147

ABSTRACT:
Various embodiments of systems and methods for performing write cache mirroring may involve accessing different mapped regions within a memory. The memory controller may automatically mirror write requests to another memory. Write requests targeting one mapped region may be verified such that local completion of the write indicates that the mirrored write has also completed. Write requests targeting another mapped region may be unverified. Unverified writes may be verified by performance of a verified write.

REFERENCES:
patent: 4991079 (1991-02-01), Dann
patent: 5072373 (1991-12-01), Dann
patent: 5146607 (1992-09-01), Sood et al.
patent: 5255369 (1993-10-01), Dann
patent: 5440752 (1995-08-01), Lentz et al.
patent: 5544319 (1996-08-01), Acton et al.
patent: 5581732 (1996-12-01), Dann
patent: 5761705 (1998-06-01), DeKoning et al.
patent: 6094709 (2000-07-01), Baylor et al.
patent: 6122713 (2000-09-01), Huang et al.
patent: 6170030 (2001-01-01), Bell
patent: 6446149 (2002-09-01), Moriarty et al.
patent: 6457100 (2002-09-01), Ignatowski et al.
patent: 6594736 (2003-07-01), Parks
patent: 6675262 (2004-01-01), Wilson et al.
patent: 6711652 (2004-03-01), Arimilli et al.
patent: 6738872 (2004-05-01), Van Huben et al.
patent: 6795850 (2004-09-01), Wu et al.
patent: 2003/0126381 (2003-07-01), Vo
patent: 2004/0117562 (2004-06-01), Wu et al.
patent: 2004/0117579 (2004-06-01), Wu et al.
S. Petit, et al., “Characterizing Parallel Workloads to Reduce Multiple Writer Overhead in Shared Virtual Memory Systems,” Proceedings of the 10thEuromicro Workshop on Parallel, IEEE, 2002, 8 pages.
Khawar M. Zuberi, et al, “An Efficient Semaphore Implementation Scheme for Small-Memory Embedded Systems,” IEEE, 1997, pp. 25-34.
“Sun Storeddge A1000/D1000, Detailed View,” printed from http://www.sun.com/storage/workgroup/a1000/details.html, Jun. 25, 2002, 24 pages.
“VA 7100 Hardware High Availability Features,” Hewlett-Packard Company, White Paper, Jun. 2001, 16 pages.
“Fast Locks in Distributed Shared Memory Systems,” Appeared in HICSS Jan. 1994, 12 pages.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

System and method for efficiently and reliably performing... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for efficiently and reliably performing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for efficiently and reliably performing... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3610851

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.