Semiconductor memory device having mis-type transistors

Details Semiconductor memory device having mis-type transistors Semiconductor memory device having mis-type transistors

2006-07-25

2006-07-25

Flynn, Nathan J. (Department: 2826)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S213000, C257S288000

Reexamination Certificate

active

07081653

ABSTRACT:
According to one aspect of the present invention, a semiconductor memory device has: a semiconductor layer formed on an insulating film; and a memory cell array including a matrix arrangement of a plurality of memory cells each made up of first and second transistors connected in series, one side of each memory cell being connected to a bit line and the other side of each memory cell being supplied with a reference potential, and according to another aspect of the present invention, a semiconductor memory device manufacturing method includes: forming an oxide layer and a silicon active layer on a semiconductor substrate; forming an element isolation region for separating said silicon active layer into discrete element-forming regions to be substantially flush with said silicon active layer; forming gate electrode of paired two transistors by depositing a gate electrode material on said silicon active layer and patterning it; injecting predetermined ions into a region for forming a diffusion layer in, using said gate electrodes as an ion injection mask; forming said paired transistors by activating the injected ions through a heat process; and forming a first gate line connected to the gate electrode of one of said paired transistors and a second gate line connected to the gate electrode of the other of said paired transistors.

REFERENCES:
patent: 4722910 (1988-02-01), Yasaitis
patent: 5162880 (1992-11-01), Hazama et al.
patent: 5494857 (1996-02-01), Cooperman et al.
patent: 5604700 (1997-02-01), Parris et al.
patent: 5736435 (1998-04-01), Venkatesan et al.
patent: 6534373 (2003-03-01), Yu
patent: 0 551 214 (1993-07-01), None
patent: 62-7149 (1987-01-01), None
patent: 62-7150 (1987-01-01), None
patent: 3-171768 (1991-07-01), None
patent: 5-110037 (1993-04-01), None
patent: 9-135030 (1997-05-01), None
patent: 110488 (1996-09-01), None
patent: WO 95/15562 (1995-06-01), None
Wolf, “Silicon Processing for the VLSI Era, vol. 2—Process Integration,” 1990, Lattice Press, p. 12-13.
Hideto Hidaka, et al., “A High-Density Dual-Port Memory Cell Operation and Array Architecture for ULSI DRAM's”, IEEE Journal of Solid-State Circuits, vol. 27, No. 4, Apr. 1992, pp. 610-617.

Affiliated with

Also associated with

Rating

Semiconductor memory device having mis-type transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device having mis-type transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having mis-type transistors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3606471