Static information storage and retrieval – Read/write circuit – With shift register
Reexamination Certificate
2006-07-04
2006-07-04
Elms, Richard (Department: 2824)
Static information storage and retrieval
Read/write circuit
With shift register
C365S233100, C365S240000
Reexamination Certificate
active
07072231
ABSTRACT:
A registered memory module includes a plurality of flip-flops having respective data terminals, respective clock terminals receiving a clock signal and output terminals coupled to a plurality of SDRAM devices in the module. A logic gate decodes respective chip select signals for selecting the SDRAM devices. The logic gate generates an enable signal if a memory access is being directed to any of the SDRAM devices in the module. In one embodiment, the flip-flops include an enable input coupled to receive the enable signal from the logic gate. In another embodiment, the input signals are coupled to the data inputs of the flip-flops through logic gates that are selectively enabled by the enable signal from the logic gate. As a result, the input signals are not latched by transitions of the clock signal when a memory access is not directed to any of the SDRAM devices in the module.
REFERENCES:
patent: 5262998 (1993-11-01), Mnich et al.
patent: 5400289 (1995-03-01), Blodgett
patent: 5450364 (1995-09-01), Stephens, Jr. et al.
patent: 5627791 (1997-05-01), Wright et al.
patent: 5636173 (1997-06-01), Schaefer
patent: 5787489 (1998-07-01), Pawlowski
patent: 5831467 (1998-11-01), Leung et al.
patent: 5841726 (1998-11-01), Williams et al.
patent: 5848431 (1998-12-01), Pawlowski
patent: 5881016 (1999-03-01), Kenkare et al.
patent: 5901101 (1999-05-01), Suzuki et al.
patent: 5949657 (1999-09-01), Karabatsos
patent: 6014340 (2000-01-01), Sawada
patent: 6031782 (2000-02-01), Kobashi et al.
patent: 6049502 (2000-04-01), Cowles et al.
patent: 6115278 (2000-09-01), Deneroff et al.
patent: 6172928 (2001-01-01), Ooishi
patent: 6185656 (2001-02-01), Pawlowski
patent: 6188641 (2001-02-01), Uchida
patent: 6205514 (2001-03-01), Pawlowski
patent: 6215686 (2001-04-01), Deneroff et al.
patent: 6215714 (2001-04-01), Takemae et al.
patent: 6233195 (2001-05-01), Yamazaki et al.
patent: 6243777 (2001-06-01), Pawlowski
patent: 6249185 (2001-06-01), O'Toole et al.
patent: 6253298 (2001-06-01), Pawlowski
patent: 6253340 (2001-06-01), Cowles et al.
patent: 6292412 (2001-09-01), Kato et al.
patent: 6292420 (2001-09-01), Kim et al.
patent: 6304497 (2001-10-01), Roohparvar
patent: 6304510 (2001-10-01), Nobunaga et al.
patent: 6310819 (2001-10-01), Cowles et al.
patent: 6339552 (2002-01-01), Taruishi et al.
patent: 6349068 (2002-02-01), Takemae et al.
patent: 6351404 (2002-02-01), Wright et al.
patent: 6359827 (2002-03-01), Kirsch
patent: 6370662 (2002-04-01), Hamidi
patent: 6373752 (2002-04-01), Wright et al.
patent: 6414894 (2002-07-01), Ooishi et al.
patent: 6438055 (2002-08-01), Taguchi et al.
patent: 6449203 (2002-09-01), Cowles et al.
patent: 6456542 (2002-09-01), Roohparvar
patent: 6483347 (2002-11-01), Baker
patent: 6499073 (2002-12-01), Wallach et al.
patent: 6504787 (2003-01-01), Tsubouchi et al.
patent: 6510099 (2003-01-01), Wilcox et al.
patent: 6525981 (2003-02-01), Ryan
patent: 6529429 (2003-03-01), Cowles et al.
patent: 6538473 (2003-03-01), Baker
patent: 6549479 (2003-04-01), Blodgett
patent: 6552596 (2003-04-01), Cowles et al.
patent: 6552955 (2003-04-01), Miki
patent: 6560158 (2003-05-01), Choi et al.
patent: 6570804 (2003-05-01), Blodgett
patent: 6580659 (2003-06-01), Roohparvar
patent: 6597617 (2003-07-01), Ooishi et al.
patent: 6606269 (2003-08-01), Roohparvar
patent: 6731548 (2004-05-01), Pax
patent: 6771553 (2004-08-01), Cowles et al.
Dorsey & Whitney LLP
Elms Richard
Micro)n Technology, Inc.
Nguyen Hien
LandOfFree
Reduced power registered memory module and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reduced power registered memory module and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduced power registered memory module and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3603946