Output buffer register, electronic circuit and method for...

Details Output buffer register, electronic circuit and method for... Output buffer register, electronic circuit and method for...

2006-03-21

2006-03-21

Popovici, Dov (Department: 2182)

Electrical computers and digital data processing systems: input/

Input/output data processing

Flow controlling

C710S051000, C710S058000, C365S189020, C365S189050, C365S230020

Reexamination Certificate

active

07016988

ABSTRACT:
An output buffer register includes a first input flip-flop register receiving a given number N of input signals, a latching register, a selection register, and an output multiplexer delivering N output signals. Only one data input of the enable register receives an enable signal. In this way, the propagation time at the input of the buffer register is reduced.

REFERENCES:
patent: 5416749 (1995-05-01), Lai
patent: 5499382 (1996-03-01), Nusinov et al.
patent: 5673397 (1997-09-01), Ferguson et al.
patent: 5768624 (1998-06-01), Ghosh
patent: 6091664 (2000-07-01), Ramanadin
patent: 6182256 (2001-01-01), Qureshi
patent: 6760392 (2004-07-01), Tan et al.
patent: 2002/0175704 (2002-11-01), Young et al.
patent: 0 177 280 (1986-04-01), None
patent: 63132562 (1988-06-01), None
patent: 08201487 (1996-08-01), None
French Preliminary Search Report dated Jul. 29, 2003 for French Application No. 0213755.

Affiliated with

Also associated with

Rating

Output buffer register, electronic circuit and method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Output buffer register, electronic circuit and method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output buffer register, electronic circuit and method for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3600884