Method and circuitry for enabling and permanently disabling test

Details Method and circuitry for enabling and permanently disabling test Method and circuitry for enabling and permanently disabling test

1993-12-30

1996-06-11

Beausoliel, Jr., Robert W.

Static information storage and retrieval

Read/write circuit

Testing

G11C 2900

Patent

active

055263119

ABSTRACT:
A method of enabling access to a test mode of a semiconductor memory in response to user commands. The method enables test mode access only when a number of "keys" are presented in the proper sequence via the memory device pins. During the first phase of the unlocking process, an array controller determines whether the correct confirmation codes were input via the address and data pins. If they were, the array controller proceeds to the second phase of the unlocking process. During the second phase voltage levels on selected control pins are checked for a transition to a first voltage level. If the control pins transition as required, the array controller proceeds to the third phase. During the third phase, the array controller waits a limited time for receipt of a second test mode enable command. The second test mode enable command must be followed by correct confirmation codes. If the third phase is successfully completed, the array controller writes to a test mode enable access register. As a result, an enable test mode signal becomes active, which allows the user interlace to respond to subsequently issued test mode commands. Also described is a method of eliminating access to the test mode of the semiconductor memory device, which includes a nonvolatile instruction memory.

REFERENCES:
patent: 4468759 (1984-08-01), Kung et al.
patent: 4841482 (1989-06-01), Kreifels et al.
patent: 4860261 (1989-08-01), Kreifels et al.
patent: 5072138 (1991-12-01), Slemmer et al.
patent: 5077738 (1991-12-01), Larsen et al.
patent: 5134586 (1992-07-01), Steele
patent: 5134587 (1992-07-01), Steele
patent: 5177745 (1993-01-01), Rozman
patent: 5239509 (1993-08-01), Ikawa et al.
patent: 5268870 (1993-12-01), Harari
patent: 5293341 (1994-03-01), Tsujimoto
patent: 5299163 (1994-03-01), Mortigami
patent: 5299202 (1994-03-01), Vaillancouot
patent: 5311473 (1994-04-01), McClure et al.
patent: 5365481 (1994-11-01), Sawada
patent: 5369647 (1994-11-01), Kreifels et al.
patent: 5373472 (1994-12-01), Ohsawa
patent: 5384741 (1995-01-01), Haraguchi et al.
patent: 5400281 (1995-03-01), Morigami
patent: 5400282 (1995-03-01), Suzuri et al.
patent: 5408435 (1995-04-01), McClure et al.
patent: 5412793 (1995-05-01), Kreifels et al.
patent: 5416741 (1995-05-01), Ohsawa
patent: 5416920 (1995-05-01), Saito et al.
patent: 5448712 (1995-09-01), Kymett et al.

Affiliated with

Also associated with

Rating

Method and circuitry for enabling and permanently disabling test does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and circuitry for enabling and permanently disabling test, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuitry for enabling and permanently disabling test will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-359064