Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-05-02
2006-05-02
Garbowski, Leigh M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C713S001000
Reexamination Certificate
active
07039894
ABSTRACT:
In at least one hardware definition language (HDL) file, at least one design entity containing a functional portion of a digital system is specified. The design entity logically contains a configuration latch having a plurality of different possible configuration values that each corresponds to a different configuration of the functional portion of the digital system. With a statement in the HDL file(s), a Dial entity is associated with the at least one design entity. The Dial has a Dial input, a Dial output, a mapping table indicating a mapping between each of a plurality of possible input values that can be received at the Dial input and a respective corresponding output value for the Dial output, a phase ID and a default input value among the plurality of possible input values. The output value of the Dial entity controls which of the different possible configuration values is loaded in the configuration latch and the phase ID indicates a phase during which the default input value is to be applied.
REFERENCES:
patent: 5719783 (1998-02-01), Kerzman et al.
patent: 6216255 (2001-04-01), Ito et al.
patent: 6260177 (2001-07-01), Lee et al.
patent: 6378123 (2002-04-01), Dupenloup
patent: 6466898 (2002-10-01), Chan
patent: 6574787 (2003-06-01), Anderson
patent: 6588006 (2003-07-01), Watkins
patent: 6618839 (2003-09-01), Beardslee et al.
patent: 6629249 (2003-09-01), Gonzalez
patent: 6823497 (2004-11-01), Schubert et al.
patent: 6826732 (2004-11-01), Hunt et al.
patent: 2002/0108092 (2002-08-01), Yasuda
patent: 2003/0182642 (2003-09-01), Schubert et al.
patent: 2004/0216077 (2004-10-01), Roesner et al.
patent: 2004/0216079 (2004-10-01), Hunt et al.
Roesner Wolfgang
Williams Derek Edward
Dillon & Yudell LLP
Garbowski Leigh M.
McBurney Mark E.
LandOfFree
Method, system and program product for specifying and using... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method, system and program product for specifying and using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, system and program product for specifying and using... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3583374