Static information storage and retrieval – Addressing – Plural blocks or banks
Reexamination Certificate
2006-07-04
2006-07-04
Zararian, Amir (Department: 2827)
Static information storage and retrieval
Addressing
Plural blocks or banks
C365S063000, C365S164000
Reexamination Certificate
active
07072241
ABSTRACT:
In a semiconductor memory device composed of a semiconductor chip and overlaid to a surface of another semiconductor chip so as to connect together, a control circuit provided in the semiconductor memory device is provided with a chip connector portion having a plurality of pads. The chip connector portion is formed to have a configuration corresponding to the maximum capacity of the memory cell array provided in the semiconductor memory device, and the location and the number of the pads are invariably determined even when the memory cell array has a capacity less than the maximum capacity. The control circuit incorporating the chip connector portion is also invariably determined so as to control reading and writing data from and into the memory cell array having the maximum capacity, regardless of the capacity of the memory cell array provided.
REFERENCES:
patent: 5898223 (1999-04-01), Frye et al.
patent: 5943254 (1999-08-01), Bakeman et al.
patent: 5983331 (1999-11-01), Akamatsu et al.
patent: 6252305 (2001-06-01), Lin et al.
patent: 6337579 (2002-01-01), Mochida
patent: 6392304 (2002-05-01), Butler
patent: 6424034 (2002-07-01), Ahn et al.
patent: 6556409 (2003-04-01), Chittipeddi et al.
patent: 6731011 (2004-05-01), Verma et al.
patent: 2001/0000013 (2001-03-01), Lin
patent: 2001/0050573 (2001-12-01), Dumbri
patent: 2002/0060933 (2002-05-01), Matsuzaki et al.
patent: 2003/0040140 (2003-02-01), Nakai
patent: 2003/0085461 (2003-05-01), Sakiyama et al.
patent: 2003/0140698 (2003-07-01), Garverick et al.
patent: 2003/0172364 (2003-09-01), Lin
patent: 2003/0201545 (2003-10-01), Lin et al.
patent: 2003/0209809 (2003-11-01), Lasky et al.
patent: 2004/0014308 (2004-01-01), Kellar et al.
patent: 2004/0026790 (2004-02-01), Hikita et al.
patent: 11-110963 (1999-04-01), None
patent: 2000-012764 (2000-01-01), None
patent: 2000-223657 (2000-08-01), None
patent: 2000-223661 (2000-08-01), None
patent: 2001-015680 (2001-01-01), None
patent: 2001-257266 (2001-09-01), None
Origasa Kenichi
Yamasaki Yuji
Matsushita Electric - Industrial Co., Ltd.
McDermott Will & Emery LLP
Pham Ly Duy
Zararian Amir
LandOfFree
Semiconductor memory device and multi-chip module comprising... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device and multi-chip module comprising..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device and multi-chip module comprising... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3582615