Method and apparatus for managing an erase count block

Details Method and apparatus for managing an erase count block Method and apparatus for managing an erase count block

2006-09-05

2006-09-05

Nguyen, T (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

C711S155000

Reexamination Certificate

active

07103732

ABSTRACT:
Methods and apparatus for managing erase counts in a non-volatile memory system. According to one aspect of the present invention, a method for initializing an erase count block in a system memory of a non-volatile memory system, the non-volatile memory system which includes a non-volatile memory involves allocating a plurality of pages within the system memory that are divided into a plurality of entries. Each entry of the plurality of entries has an associated block in the non-volatile memory. The method also includes identifying usable blocks which are suitable for use in accepting user data, and storing values in each entry which is associated with a usable block. Storing the values in each entry which is associated with a usable block substantially identifies the usable block as being usable.

REFERENCES:
patent: 5222109 (1993-06-01), Pricer
patent: 5297148 (1994-03-01), Harari et al.
patent: 5388083 (1995-02-01), Assar et al.
patent: 5406529 (1995-04-01), Asano
patent: 5438573 (1995-08-01), Mangan et al.
patent: 5568423 (1996-10-01), Jou et al.
patent: 5568439 (1996-10-01), Harari
patent: 5598370 (1997-01-01), Niijima et al.
patent: 5737742 (1998-04-01), Achiwa et al.
patent: 5835935 (1998-11-01), Estakhri et al.
patent: 5845313 (1998-12-01), Estakhri et al.
patent: 5860082 (1999-01-01), Smith et al.
patent: 5907856 (1999-05-01), Estakhri et al.
patent: 5924113 (1999-07-01), Estakhri et al.
patent: 5930193 (1999-07-01), Achiwa et al.
patent: 5954828 (1999-09-01), Lin
patent: 5956473 (1999-09-01), Ma et al.
patent: 5963473 (1999-10-01), Norman
patent: 6009496 (1999-12-01), Tsai
patent: 6016275 (2000-01-01), Han
patent: 6081447 (2000-06-01), Lofgren et al.
patent: 6115785 (2000-09-01), Estakhri et al.
patent: 6125435 (2000-09-01), Estakhri et al.
patent: 6226759 (2001-05-01), Miller et al.
patent: 6230233 (2001-05-01), Lofgren et al.
patent: 6260156 (2001-07-01), Garvin et al.
patent: 6282605 (2001-08-01), Moore
patent: 6381176 (2002-04-01), Kim et al.
patent: 6426893 (2002-07-01), Conley et al.
patent: 6523132 (2003-02-01), Harari et al.
patent: 6604168 (2003-08-01), Ogawa
patent: 6683817 (2004-01-01), Wei et al.
patent: 6694402 (2004-02-01), Muller
patent: 6732221 (2004-05-01), Ban
patent: 6741486 (2004-05-01), Sakui
patent: 0 589 597 (1994-03-01), None
patent: 62-283496 (1987-12-01), None
patent: 62-283497 (1987-12-01), None
patent: WO 00/14641 (2000-03-01), None
Kim, Jesung et al., “A Space-Efficient Flash Translation Layer for Compactflash Systems”, IEEE Transactions on Consumer Electronics, vol. 48, No. 2, May 2002.
Chiang et al., “Managing Flash Memory in Personal Communication Devices”, International Symposium on Consumer Electronics (IEEE, 1997), pp. 177-182.
Chiang et al., “An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems”, 8th Real-Time and Embedded Tech. and Appl. Symp.(IEEE, Sep. 24, 2002).

Affiliated with

Also associated with

Rating

Method and apparatus for managing an erase count block does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for managing an erase count block, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for managing an erase count block will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3581852