Method of clock driven cell placement and clock tree...

Details Method of clock driven cell placement and clock tree... Method of clock driven cell placement and clock tree...

2006-05-02

2006-05-02

Siek, Vuthe (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07039891

ABSTRACT:
A method of cell placement and clock tree synthesis includes steps of: (a) identifying critical paths in an integrated circuit design; (b) partitioning the integrated circuit design into a timing group for each of the critical paths; (c) assigning each flip-flop in a critical path to a timing group corresponding to the critical path; (d) performing a cell placement to minimize a function of propagation delay and maximum distance between flip-flops within each timing group; and (e) constructing a clock sub-net for each timing group.

REFERENCES:
patent: 4939389 (1990-07-01), Cox et al.
patent: 6305001 (2001-10-01), Graef
patent: 6442739 (2002-08-01), Palermo et al.
patent: 6487697 (2002-11-01), Lu et al.
patent: 6543041 (2003-04-01), Scheffer et al.
patent: 6550044 (2003-04-01), Pavisic et al.
patent: 6550045 (2003-04-01), Lu et al.
patent: 6556022 (2003-04-01), To et al.
patent: 6810505 (2004-10-01), Tetelbaum et al.
patent: 2003/0051222 (2003-03-01), Williams et al.
patent: 2005/0010884 (2005-01-01), Lu et al.

Affiliated with

Also associated with

Rating

Method of clock driven cell placement and clock tree... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of clock driven cell placement and clock tree..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of clock driven cell placement and clock tree... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3580787