Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2006-04-04
2006-04-04
Myers, Paul R. (Department: 2112)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S312000
Reexamination Certificate
active
07024510
ABSTRACT:
In a computer system, a host-to-I/O bridge (e.g., a host-to-PCI-X bridge) includes core logic that interfaces with at least two host buses for coupling a central processing unit(s) and the bridge, and interfaces with at least two PCI-X buses for coupling at least two PCI-X devices and the bridge. The core logic includes at least two PCI-X configuration registers adapted to have bits set to partition the core logic for resource allocation. Embodiments of the present invention allow the system to program the logical bus zero to behave as a single logical bus zero or partition into two or more separate “bus zero” PCI-X buses with their own configuration resources. Partitioning allows performance and functional isolation and transparent I/O sharing.
REFERENCES:
patent: 3641505 (1972-02-01), Artz et al.
patent: 5450549 (1995-09-01), Casparian
patent: 5878237 (1999-03-01), Olarig
patent: 6191998 (2001-02-01), Reddy et al.
patent: 6751698 (2004-06-01), Deneroff et al.
patent: 6910108 (2005-06-01), Downer et al.
patent: 6912612 (2005-06-01), Kapur et al.
patent: 380851 (1990-08-01), None
patent: 2253725 (1992-09-01), None
LandOfFree
Supporting a host-to-input/output (I/O) bridge does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Supporting a host-to-input/output (I/O) bridge, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Supporting a host-to-input/output (I/O) bridge will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3576571