Method and system for stack-caching method frames

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C711S118000

Reexamination Certificate

active

07035977

ABSTRACT:
A system and a method for stack-caching method frames are disclosed, which utilize FSO (Frame Size Overflow) flag to control the execution mode of the processor. When FSO flag is set, it indicates that the method frame of the next method is larger than the limit value of a stack cache so that the method frame is placed to a memory stack. When FSO flag is cleared, it indicates that the method frame of the next method is smaller than the limit value of the stack cache so that the method frame is placed into the cache stack.

REFERENCES:
patent: 4530049 (1985-07-01), Zee
patent: 5043870 (1991-08-01), Ditzel et al.
patent: 5636362 (1997-06-01), Stone et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and system for stack-caching method frames does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for stack-caching method frames, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for stack-caching method frames will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3559392

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.