Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2006-01-24
2006-01-24
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S748000, C375S262000, C375S283000
Reexamination Certificate
active
06990627
ABSTRACT:
A coding section101performs error detection coding of data for each predetermined error detection unit, and an M-ary modulation section102arranges data belonging to a plurality of error detection units in one transmission unit, and transmits that data. A first decoding section114decodes a received signal, and performs error detection on the decoding result for each error detection unit. A second demodulation section115modifies the likelihood of each bit based on the result of error detection in the first decoding section114. By this means, it is possible to improve the error correction capability of a signal that has undergone M-ary modulation using high-precision likelihoods, and to improve transmission quality.
REFERENCES:
patent: 5319650 (1994-06-01), Mizutani et al.
patent: 5414737 (1995-05-01), Uesugi et al.
patent: 5425037 (1995-06-01), Uesugi et al.
patent: 5430743 (1995-07-01), Marturano et al.
patent: 5942003 (1999-08-01), Ivry
patent: 6002727 (1999-12-01), Uesugi
patent: 6731700 (2004-05-01), Yakhnich et al.
patent: 6738941 (2004-05-01), Todoroki
patent: 03097373 (1991-04-01), None
patent: 05175940 (1993-07-01), None
patent: 06006399 (1994-01-01), None
patent: 06006400 (1994-01-01), None
patent: 06069971 (1994-03-01), None
patent: 06284018 (1994-10-01), None
patent: 07336400 (1995-12-01), None
patent: 08116341 (1996-05-01), None
patent: 09153918 (1997-06-01), None
patent: 11266184 (1999-09-01), None
patent: 2000 031944 (2000-01-01), None
patent: 2000 201132 (2000-07-01), None
patent: 2000 216835 (2000-08-01), None
patent: 2001 127829 (2001-05-01), None
patent: 2002 084329 (2002-03-01), None
M. Uesugi, et al.; “A Multi Path Interference Canceller using Bit Separated Error Detection Coding (BSC-MPIC)”, Bit-mai Kobetsu Ayamari Kenshutsu o Mochiita Multi Path Canceller, The Institute of Electronics, Information and Communication Engineers Gijutsu Kenkyu Hokoku RCS 2001-79-94, vol. 101, No. 197, Jul. 2001, pp. 43-48 w/English Abstract.
O. Kato, et al.; “A Study on a New ARQ Scheme with the Estimate and Report of Error Pattern (EREP-ARQ) for High-Speed Wireless Multimedia Communications”, “Kosoku Musen Multi Media Tsushin ni okeru Ayamari Suitei ARQ Hoshiki no Kento”, The Institute of Electronics, Information and Communication Engineers Gijutsu Kenkyu Hokoku SSE98-11˜23, vol. 98, No. 19, Apr. 1998, pp. 21-27 w/English Abstract.
M. Uesugi, et al.; “A Layered Demodulation Scheme for Adaptive Modulation”, “Tekio Hencho ni taisuru Kaisoteki Fukucho Hoho ni tsuite”, 2000nen The Institute of Electronics, Information and Communication Engineers Tsushin Society Taikai Koen Ronbunshi 1 B-5-32, vol. 2000, Sep. 2000, p. 320 with English translation.
Miyoshi Ken'ichi
Uesugi Mitsuru
Abraham Esaw
De'cady Albert
Matsushita Electric - Industrial Co., Ltd.
Stevens Davis Miller & Mosher LLP
LandOfFree
Digital radio communication system for communicating M-ary... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital radio communication system for communicating M-ary..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital radio communication system for communicating M-ary... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3559302