Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2006-01-17
2006-01-17
Hunyh, Kim (Department: 2182)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S020000, C710S033000, C710S035000, C710S052000, C710S053000, C710S054000, C710S055000, C710S056000, C710S057000, C710S112000, C710S305000, C709S200000, C709S212000, C709S213000, C709S214000, C709S216000, C709S232000, C709S241000, C709S241000
Reexamination Certificate
active
06988160
ABSTRACT:
The method and apparatus presented are targeted to improve the performance of moving data between memory portions connected by a system bus where writes have higher performance than reads, such as the PCI bus. Due to the PCI bus design, read requests from memories connected across the PCI bus take a significantly longer time to complete than performing a write operation under the same circumstances. The present invention uses the faster write operations across the PCI bus, and queue management techniques, to take advantage of the relative speed of writes in a PCI system. The overall result is significant performance enhancement, which is especially useful in service aware networks (SAN) where operation at wired-speed is of paramount importance.
REFERENCES:
patent: 4414644 (1983-11-01), Tayler
patent: 4616359 (1986-10-01), Fontenot
patent: 5042029 (1991-08-01), Hayakawa
patent: 5050162 (1991-09-01), Golestani
patent: 5067127 (1991-11-01), Ochiai
patent: 5299313 (1994-03-01), Petersen et al.
patent: 5488724 (1996-01-01), Firoozmand
patent: 5548728 (1996-08-01), Danknick
patent: 5557744 (1996-09-01), Kobayakawa et al.
patent: 5588132 (1996-12-01), Cardoza
patent: 5729765 (1998-03-01), Cheng
patent: 5754802 (1998-05-01), Okazawa et al.
patent: 5774745 (1998-06-01), Ecclesine
patent: 5860119 (1999-01-01), Dockser
patent: 6006292 (1999-12-01), Young
patent: 6115761 (2000-09-01), Daniel et al.
patent: 6131113 (2000-10-01), Ellsworth et al.
patent: 6134619 (2000-10-01), Futral et al.
patent: 6145061 (2000-11-01), Garcia et al.
patent: 6170003 (2001-01-01), Benkual et al.
patent: 6389489 (2002-05-01), Stone et al.
patent: 6445635 (2002-09-01), Au et al.
patent: 6480942 (2002-11-01), Hirairi
patent: 6594701 (2003-07-01), Forin
patent: 6622183 (2003-09-01), Holm
Daniel Mordechai
Zeira Assaf
Abelman ,Frayne & Schwab
Hunyh Kim
Nguyen Tanh Q.
P-Cube Ltd.
LandOfFree
Method and apparatus for efficient messaging between... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for efficient messaging between..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for efficient messaging between... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3556893