Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-05-09
2006-05-09
Thompson, A. M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C703S014000, C703S015000, C703S016000
Reexamination Certificate
active
07043709
ABSTRACT:
A system is provided for determining voltage at the output of a gate in an integrated circuit. The system locates a gate within the integrated circuit and looks up a set of output current waveforms as a function of time for different effective capacitances at the gate's output. The system applies each output current waveform to its corresponding effective capacitance to calculate a first set of output voltages and applies each output current waveform to a model of the net coupled to the output of the gate to calculate a second set of output voltages. For each time step in a series of time steps, the system selects an output current waveform for which a voltage in the first set of output voltage waveforms matches a voltage in the second set of output voltage waveforms. The system uses the selected output current waveform to determine the output voltage.
REFERENCES:
patent: 5402042 (1995-03-01), Madsen
patent: 5841672 (1998-11-01), Spyrou et al.
patent: 6038383 (2000-03-01), Young et al.
patent: 6314546 (2001-11-01), Muddu
patent: 6405348 (2002-06-01), Fallah-Tehrani et al.
patent: 6496960 (2002-12-01), Kashyap et al.
patent: 6510404 (2003-01-01), Kuriyama et al.
patent: 6629289 (2003-09-01), Yamamoto et al.
patent: 6654938 (2003-11-01), Kosugi
patent: 6721929 (2004-04-01), Li et al.
patent: 6769100 (2004-07-01), Acar et al.
patent: 6876210 (2005-04-01), Shimazaki et al.
patent: 2002/0156610 (2002-10-01), Kuriyama et al.
patent: 2003/0212538 (2003-11-01), Lin et al.
patent: 2005/0117510 (2005-06-01), Huang
Nikolaidis et al., “Delay and power estimation for a CMOS inverter driving RC interconnect loads”, May-Jun. 3, 1998, Circuits and Systems, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on, vol. 6, 31 pp.:368-371 vol. 6.
Jiang et al., “Estimation of maximum power supply noise for deep sub-micron designs”, Aug. 10-12, 1998 ,Low Power Electronics and Design, Proceedings. International Symposium, pp.: 233-238.
Chatzigeorgiou et al., “Modeling CMOS gates driving RC interconnect loads”,Apr. 2001, Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, vol. 48, Issue 4, pp.: 413-418.
Grundler Edward J.
Park Vaughan & Fleming LLP
Rossoshek Helen
Synopsys Inc.
Thompson A. M.
LandOfFree
Method and apparatus for determining gate-level delays in an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for determining gate-level delays in an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for determining gate-level delays in an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3555908