Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-01-31
2006-01-31
Whitmore, Stacy A. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C707S793000
Reexamination Certificate
active
06993728
ABSTRACT:
An integrated circuit design method and an integrated circuit design apparatus, for increasing an efficiency of parallel processing of LSI design layout data while retaining a hierarchical structure by use of a computer capable of processing the data in parallel, take a first construction of making an internal cell composed of divided cells obtained by dividing a design cell specified by design cell data among pieces of integrated circuit design layout data on the basis of a cell division judging criterion, and of non-divided design cells other than the divided cells, then creating a plurality of unit groups of which data quantities are substantially equal to each other by combining the internal cells, and executing hierarchical parallel processing of the data contained in the internal cell per unit group, and take a second construction of restoring a non-overlapped array data region left by excluding a data region having overlapped data from an array data region containing array data among pieces of integrated circuit design layout data, with a combination of a plurality of or a single piece of array cell or unit cell.
REFERENCES:
patent: 5566078 (1996-10-01), Ding et al.
patent: 5872718 (1999-02-01), Scepanovic et al.
patent: 5909376 (1999-06-01), Scepanovic et al.
patent: 6011911 (2000-01-01), Ho et al.
patent: 6031980 (2000-02-01), Oota
patent: 6047116 (2000-04-01), Murakami et al.
patent: 6134702 (2000-10-01), Scepanovic et al.
patent: 6155725 (2000-12-01), Scepanovic et al.
patent: 6189129 (2001-02-01), Hamamoto
patent: 6189130 (2001-02-01), Gofman et al.
patent: 6543039 (2003-04-01), Watanabe
patent: 2002/0004805 (2002-01-01), Nojima et al.
patent: 3-150837 (1991-06-01), None
patent: 6-104161 (1994-04-01), None
patent: 10-221836 (1998-08-01), None
patent: 11008313 (1999-01-01), None
No associations
LandOfFree
Method of designing integrated circuit and apparatus for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of designing integrated circuit and apparatus for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of designing integrated circuit and apparatus for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3554365